ASTMLPA-28-125.000MHZ-EJ-EU-T3 datasheet, PDF

ASTMLPA-28-125.000MHZ-EJ-EU-T3: DescriptionLVCMOS Output Clock Oscillator, 125MHz Nom, SMD, 4 PIN; CategoryPassive components oscillator; File Size3MB，13 Pages; ManufacturerAbracon; Websitehttp://www.abracon.com/index.htm; Environmental Compliance

Download Datasheet Parametric View All

ASTMLPA-28-125.000MHZ-EJ-EU-T3 Overview

LVCMOS Output Clock Oscillator, 125MHz Nom, SMD, 4 PIN

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	7283253141
package instruction	SMD, 4 PIN
Reach Compliance Code	compliant
Other features	ENABLE/DISABLE FUNCTION; TR, 7 INCH
Frequency Adjustment - Mechanical	NO
frequency stability	20%
Installation features	SURFACE MOUNT
Number of terminals	4
Nominal operating frequency	125 MHz
Maximum operating temperature	70 °C
Minimum operating temperature	-20 °C
Oscillator type	LVCMOS
Output load	15 pF
physical size	2.0mm x 1.6mm x 0.75mm
Maximum supply voltage	3.08 V
Minimum supply voltage	2.52 V
Nominal supply voltage	2.8 V
surface mount	YES
maximum symmetry	55/45 %

EEWORLD University Hall----Power MOSFET working in linear mode: Power MOSFETs operating in linear mode : https://training.eeworld.com.cn/course/5158...; 木犯001号 Analog electronics

Output voltage ripple sources and suppression: Author: Yuan Tan Many applications such as medical equipment and test and measurement instruments are extremely sensitive to power supply ripple and noise. Understanding the generation mechanism and m...; qwqwqw2088 Analogue and Mixed Signal

6s to 96s Li-Ion Battery Monitoring Demonstrator Reference Design: [i=s] This post was last edited by qwqwqw2088 on 2019-5-14 07:57 [/i] [size=5] This design is a small battery monitoring demonstrator design for a centralized battery management system (BMS). Its conf...; qwqwqw2088 Analogue and Mixed Signal

Impression of domestic FPGA Anlu: Some time ago, I saw that Huawei, an international giant, was using domestic FPGAs, and Anlu happened to be one of the suppliers. In the past few days, I saw the trial of Anlu FPGA, and I learned more...; bigbat FPGA/CPLD

Looking for a program for a basketball scoring system based on FPGA: I am currently working on my graduation project, the topic is a basketball scoring system based on FPGA, please share some information with me, thank you QQ: 1374570719...; 潇潇雨忆 EE_FPGA Learning Park

Python Tinker Study Notes (Part 2): [i=s]This post was last edited by Changjianze1 on 2019-2-20 13:23[/i] [b][color=#5E7384]This content was originally created by EEWORLD forum netizen [size=3]Changjianze1[/size]. If you need to reprint...; 常见泽1 MicroPython Open Source section

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components