EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

Q21.999-JXS32-8-10/15-T-HMR

Description
Parallel - Fundamental Quartz Crystal,
CategoryPassive components    Crystal/resonator   
File Size500KB,2 Pages
ManufacturerJauch
Websitehttp://www.jauchusa.com/
Download Datasheet Parametric View All

Q21.999-JXS32-8-10/15-T-HMR Overview

Parallel - Fundamental Quartz Crystal,

Q21.999-JXS32-8-10/15-T-HMR Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Objectid7248998803
package instructionSMD, 4 PIN
Reach Compliance Codecompliant
Country Of OriginTaiwan
YTEOL5.42
Other featuresAT-CUT; TR, 7 INCH
Ageing1 PPM/FIRST YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level100 µW
frequency stability0.0015%
frequency tolerance10 ppm
load capacitance8 pF
Installation featuresSURFACE MOUNT
Nominal operating frequency21.999 MHz
Maximum operating temperature85 °C
Minimum operating temperature-30 °C
physical sizeL3.2XB2.5XH0.8 (mm)/L0.126XB0.098XH0.031 (inch)
Series resistance30 Ω
surface mountYES
The digital signal and noise are not much different (amplitude and frequency). Can software algorithms be used to extract the signal and filter out the noise?
The digital signal and noise are not much different (amplitude and frequency). Can software algorithms be used to extract the signal and filter out the noise?...
成风破浪 Programming Basics
Recruiting BMS system test engineers Annual salary: 200,000-350,000 | Experience: more than 3 years | Work location: Baoding, Wuxi
Job Responsibilities: 1. Develop BMS software and system test plans;2. Build battery simulation equipment and HIL test environment, implement test tasks, and complete test reports;3. Develop PACK-leve...
ViviWong Recruitment
The pros and cons of chip design outsourcing
Semiconductor manufacturing is traditionally divided into four processes: design, manufacturing, packaging, and testing. From the perspective of technical content and cost, the design and manufacturin...
settleinsh FPGA/CPLD
Digital Communication FPGA Development and Design Platform.pdf
Digital Communication FPGA Development and Design Platform.pdf...
zxopenljx EE_FPGA Learning Park
ADI reference material sharing
ADI high-speed design guide, how to read data sheets, key points for using passive components, and other information sharing ADI reference circuits are tested and tested to help accelerate design, sim...
勤奋 ADI Reference Circuit
EEWORLD University ---- Embedded C Language
Embedded C language : https://training.eeworld.com.cn/course/27333Embedded C language introduction and advanced...
桂花蒸 MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号