VJ05006-BP270CMM-R datasheet, PDF

VJ05006-BP270CMM-R: DescriptionCAPACITOR, CERAMIC, MULTILAYER, 200 V, BP, 0.000027 uF, SURFACE MOUNT, 0805, CHIP, LEAD/ROHS COMPLIANT; CategoryPassive components capacitor; File Size76KB，4 Pages; ManufacturerVishay; Websitehttp://www.vishay.com; Environmental Compliance

Download Datasheet Parametric View All

VJ05006-BP270CMM-R Overview

CAPACITOR, CERAMIC, MULTILAYER, 200 V, BP, 0.000027 uF, SURFACE MOUNT, 0805, CHIP, LEAD/ROHS COMPLIANT

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Objectid	1850279565
package instruction	, 0805
Reach Compliance Code	unknown
Country Of Origin	Israel
ECCN code	EAR99
YTEOL	7.75
capacitance	0.000027 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
JESD-609 code	e4
Manufacturer's serial number	VJ
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	20%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
method of packing	TR, EMBOSSED PLASTIC, 11.25/13 INCH
positive tolerance	20%
Rated (DC) voltage (URdc)	200 V
size code	0805
surface mount	YES
Temperature characteristic code	BP
Temperature Coefficient	30ppm/Cel ppm/°C
Terminal surface	Silver/Palladium (Ag/Pd)
Terminal shape	WRAPAROUND

Research on A-type digital flaw detection system based on FPGA.pdf: Research on A-type digital flaw detection system based on FPGA.pdf...; zxopenljx EE_FPGA Learning Park

Phase loss detection of three-phase three-wire circuit: [i=s] This post was last edited by New Electrician Seeking Guidance on 2020-4-1 14:10[/i]I am going to make a soft start switch for a three-phase circuit recently, which needs to realize the phase los...; 电工新手求指导 Analog electronics

Learn how to place and retrieve materials using wireless controlled AGV: [size=18px] Now[/size][size=18px]With the progress of society, the shortage of labor and the increase in labor costs year by year, AGV intelligent automated vehicles are a way to replace manual produc...; dwzt Analog electronics

What is the packaging of integrated circuits? What are the common types of packaging? What are their respective characteristics?: [b][font=宋体][size=4] [/size][/font][/b][b][font=宋体][size=5][color=#0000ff]1. What is the package of integrated circuits? [/color][/size][/font][/b][font=宋体][size=4] [/size][/font] [align=left][color=r...; tiankai001 PCB Design

Vivado prompts [Synth 8-91] ambiguous clock in event control Problem Cause: Comprehensive prompt [Synth 8-91] ambiguous clock in event control. Later it was found that the reason was because the if was written in the always and the else was omitted....; littleshrimp FPGA/CPLD

Simulation and Testbench Design.zip: Simulation and Testbench Design.zip...; zxopenljx EE_FPGA Learning Park

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components