EEWORLDEEWORLDEEWORLD

Part Number

Search

A14100A-1BG313C

Description
fpga - field programmable gate array 1K system gates
CategoryProgrammable logic devices    Programmable logic   
File Size546KB,98 Pages
ManufacturerActel
Websitehttp://www.actel.com/
Download Datasheet Parametric View All

A14100A-1BG313C Overview

fpga - field programmable gate array 1K system gates

A14100A-1BG313C Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerActel
package instructionPLASTIC, BGA-313
Reach Compliance Codecompli
Other featuresMAX 228 I/OS
maximum clock frequency125 MHz
Combined latency of CLB-Max2.6 ns
JESD-30 codeS-PBGA-B313
JESD-609 codee0
length35 mm
Humidity sensitivity level3
Configurable number of logic blocks1377
Equivalent number of gates10000
Number of entries228
Number of logical units1377
Output times228
Number of terminals313
Maximum operating temperature70 °C
Minimum operating temperature
organize1377 CLBS, 10000 GATES
Package body materialPLASTIC/EPOXY
encapsulated codeIBGA
Encapsulate equivalent codeBGA313,25X25,50
Package shapeSQUARE
Package formGRID ARRAY, INTERSTITIAL PITCH
Peak Reflow Temperature (Celsius)225
power supply5 V
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum seat height2.52 mm
Maximum supply voltage5.25 V
Minimum supply voltage4.75 V
Nominal supply voltage5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formBALL
Terminal pitch2.54 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperature30
width35 mm
v3.0
HiRel FPGAs
Fe a t ur es
• Low-Power 0.8µ CMOS Technology
32 0 0D X Fe a t ur es
• Highly Predictable Performance with 100% Automatic
Placement and Routing
• Device Sizes from 1,200 to 20,000 Gates
• Up to 6 Fast, Low-Skew Clock Networks
• Up to 202 User-Programmable I/O Pins
More Than 500 Macro Functions
Up to 1,276 Dedicated Flip-Flops
I/O Drive to 10 mA
Devices Available to DSCC SMD
CQFP and CPGA Packaging
Nonvolatile, User Programmable
Logic Fully Tested Prior to Shipment
100% Military Temperature Tested (–55°C to +125°C)
QML Certified Devices
• 100 MHz System Logic Integration
• Highest Speed FPGA SRAM, up to 2.5 kbits Configurable
Dual-Port SRAM
• Fast Wide-Decode Circuitry
• Low-Power 0.6µ CMOS Technology
12 0 0X L Fe at ure s
• Pin for Pin Compatible with ACT 2
• System Performance to 50 MHz over Military Temperature
• Low-Power 0.6µ CMOS Technology
A CT 2 Fe at ure s
• Proven Reliability Data Available
• Successful Military/Avionics Supplier for Over 10 Years
A CT 3 Fe at ure s
• Best-Value, High-Capacity FPGA Family
• System Performance to 40 MHz over Military Temperature
• Low-Power 1.0µ CMOS Technology
A CT 1 Fe at ure s
• Highest-Performance, Highest-Capacity FPGA Family
• System Performance to 60 MHz over Military Temperature
• Lowest-Cost FPGA Family
• System Performance to 20 MHz over Military Temperature
• Low-Power 1.0µ CMOS Technology
Pr od uc t F am i l y P r o f i l e
(more devices on
page 2)
Family
Device
Capacity
System Gates
Logic Gates
SRAM Bits
Logic Modules
S-Modules
C-Modules
Decode
Flip-Flops (Maximum)
User I/Os (Maximum)
Performance
System Speed (maximum)
Packages (by Pin Count)
CPGA
CQFP
3200DX
A32100DX
15,000
10,000
2,048
1,362
700
662
20
738
152
55 MHz
A32200DX
30,000
20,000
2,560
2,414
1,230
1,184
24
1,276
202
55 MHz
A1425A
3,750
2,500
NA
310
160
150
NA
435
100
60 MHz
133
132
ACT 3
A1460A
9,000
6,000
NA
848
432
416
NA
976
168
60 MHz
207
196
A14100A
15,000
10,000
NA
1,377
697
680
NA
1,493
228
60 MHz
257
256
1200XL
A1280XL
12,000
8,000
1,232
624
608
NA
998
140
50 MHz
176
172
84
208, 256
J an u a r y 2 0 0 0
1
© 2000 Actel Corporation
TBS 1102 Oscilloscope Use
Does anyone have the instruction manual for the TBS 1102 oscilloscope?...
自由达人 Analog electronics
【TI mmWave Radar Review】XWR14XX Data Path
[i=s]This post was last edited by a736015 on 2019-12-9 10:35[/i]IWR1443BOOST unboxing test: https://en.eeworld.com/bbs/thread-1101610-1-1.html SDK and example download: https://en.eeworld.com/bbs/thre...
a736015 TI Technology Forum
How to achieve the same positive and negative display effects on the same code screen
[p=28, null, left][color=#666666][font=Helvetica, "][size=14px] Different customers have different actual requirements for LCD screen display, so most segment code LCD screens are custom-made to meet ...
晶拓 DIY/Open Source Hardware
Hetai MCU Problem
Hetai MCU Problem ------- I want to ask about a Hetai 10-bit MCU, HT45F67. The DACO is 0.4V. But the OP output is 0.395V, a difference of 5mV, which causes the blood sugar test data to be low. (The OP...
QWE4562009 Domestic Chip Exchange
Basic knowledge of FPGA architecture and applications
FPGA stands for Field Programmable Gate Array, which is a semiconductor logic chip that can be programmed into almost any type of system or digital circuit, similar to a PLD. PLDs are limited to a few...
朗锐智科 FPGA/CPLD
Selection summary of mainstream Bluetooth BLE MESH module Bluetooth chip IC
1. Introduction Since the launch of the BLE Bluetooth mesh protocol stack, it has been attracting the attention of many developers. However, the application ecosystem is very scarce now, so the source...
火辣西米秀 RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号