EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

VRE104C

Description
Reference voltage & reference current ref. +4.5V, -25/85c 0.4mv error
Categorysemiconductor    Power management   
ManufacturerCirrus Logic
Websitehttp://www.cirrus.com
Environmental Compliance
Download Datasheet Parametric Compare View All

VRE104C Online Shopping

Suppliers Part Number Price MOQ In stock  
VRE104C - - View Buy Now

VRE104C Overview

Reference voltage & reference current ref. +4.5V, -25/85c 0.4mv error

VRE104C Parametric

Parameter NameAttribute value
MakerCirrus Logic
Product CategoryReference voltage & reference current
RoHSyes
productVoltage References
Reference typePrecisi
TopologySeries References
The output voltage4.5 V
Package/boxCDIP-14
Series VREF - Input Voltage (Maximum)22 V
Shunt current (maximum value)10 mA (Min)
Maximum operating temperature+ 85 C
Minimum operating temperature- 25 C
initial accuracy0.8 mV
Installation styleThrough Hole

VRE104C Related Products

VRE104C VRE104MA VRE104CA
Description Reference voltage & reference current ref. +4.5V, -25/85c 0.4mv error Reference voltage & reference current ref. +4.5V, -55/125c 0.3mv error Reference voltage & reference current ref. +4.5V, -25/85c 0.2mv error
Maximum operating temperature + 85 C 125 °C 85 °C
Minimum operating temperature - 25 C -55 °C -25 °C
Maker Cirrus Logic Cirrus Logic -
Is it Rohs certified? - conform to conform to
Parts packaging code - DIP DIP
package instruction - DIP, DIP14,.3 DIP, DIP14,.3
Contacts - 14 14
Reach Compliance Code - unknow compli
ECCN code - EAR99 EAR99
Analog Integrated Circuits - Other Types - THREE TERMINAL VOLTAGE REFERENCE THREE TERMINAL VOLTAGE REFERENCE
JESD-30 code - R-CDIP-T14 R-CDIP-T14
length - 20.07 mm 20.07 mm
Number of functions - 1 1
Output times - 1 1
Number of terminals - 14 14
Maximum output voltage - 4.5008 V 4.5008 V
Minimum output voltage - 4.4992 V 4.4992 V
Nominal output voltage - 4.5 V 4.5 V
Package body material - CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED
encapsulated code - DIP DIP
Encapsulate equivalent code - DIP14,.3 DIP14,.3
Package shape - RECTANGULAR RECTANGULAR
Package form - IN-LINE IN-LINE
Certification status - Not Qualified Not Qualified
Maximum seat height - 5.57 mm 5.57 mm
Maximum supply voltage (Vsup) - 22 V 22 V
Minimum supply voltage (Vsup) - 13.5 V 13.5 V
Nominal supply voltage (Vsup) - 15 V 15 V
surface mount - NO NO
technology - HYBRID HYBRID
Maximum voltage temperature coefficient - 0.741 ppm/°C 0.808 ppm/°C
Temperature level - MILITARY OTHER
Terminal form - THROUGH-HOLE THROUGH-HOLE
Terminal pitch - 2.54 mm 2.54 mm
Terminal location - DUAL DUAL
Fine-tuning/adjustable output - YES YES
Maximum voltage tolerance - 0.009% 0.009%
width - 7.62 mm 7.62 mm
[GD32E231 Work Submission] Design of monitoring terminal for flash flood warning broadcast system based on 2G GPRS+ SMS alarm function
[i=s]This post was last edited by lhc960818 on 2019-6-21 17:23[/i]Due to excessive deforestation in recent years, flash floods and mudslides are prone to form in some middle and high mountain areas du...
lhc960818 GD32 MCU
How to choose the brake handlebar of an electric vehicle
Many electric vehicle brake circuits are as follows, high brake and low brake. The principle is very simple, the external high and low level signals are given, but how to give high and low level signa...
syn222 Analog electronics
Generate PWM based on msp430g2553 timer
#include "msp430g2553.h"//p1.2 outputs 50% square wave, p2.1 and 2.4 output 50% and 25% waveformsvoid main (void){WDTCTL= WDTPW + WDTHOLD; //Set the watchdog control register and turn off the watchdog...
fish001 Microcontroller MCU
What does it mean that wiring can be routed here? Can't wiring be routed on every layer?
What does it mean that wiring can be routed here? Can't wiring be routed on every layer?...
QWE4562009 Integrated technical exchanges
Impurity semiconductor
[size=5]Impurity semiconductors are semiconductors obtained by doping intrinsic semiconductors with impurities. According to the composition of the doped impurities, they can be divided into N-type se...
Jacktang Analogue and Mixed Signal
Playing with Zynq Serial 23 - Creation and packaging of user-defined IP cores
1 OverviewThis section takes the led_controller_ip project in the zstar_ex04 folder as an example to demonstrate how to create an IP core for a simple LED flashing control module .To create a user-def...
ove学习使我快乐 FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号