EEWORLDEEWORLDEEWORLD

Part Number

Search

SLRM3280001ABAFS

Description
Array/Network Resistor, Isolated, Thin Film, 0.1W, 280000ohm, 0.05% +/-Tol, -10,10ppm/Cel, 1521,
CategoryPassive components    The resistor   
File Size233KB,3 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Download Datasheet Parametric View All

SLRM3280001ABAFS Overview

Array/Network Resistor, Isolated, Thin Film, 0.1W, 280000ohm, 0.05% +/-Tol, -10,10ppm/Cel, 1521,

SLRM3280001ABAFS Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Objectid723083374
Reach Compliance Codeunknown
Country Of OriginUSA
YTEOL7.2
structureSingle Layer
JESD-609 codee0
Network TypeIsolated
Number of terminals6
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package height0.64 mm
Package length3.84 mm
Package formSMT
Package width5.37 mm
Rated power dissipation(P)0.1 W
resistance280000 Ω
Resistor typeARRAY/NETWORK RESISTOR
seriesSLR
size code1521
technologyTHIN FILM
Temperature Coefficient10 ppm/°C
Terminal surfaceTin/Lead (Sn/Pb)
Tolerance0.05%

SLRM3280001ABAFS Preview

SLR
Vishay Electro-Films
Single Layer Resistor Carrier Networks
FEATURES
Standard sizes 0.100, 0.150, 0.210 wide
Custom sizes up to 0.500 inches x 0.500 inches
Pad count to 36
Product may not
be to scale
Mixed values to 500 kΩ
Multiple reference resistor groups
Ratio tolerance to ± 0.01 %
Ratio TCR’s to ± 1 ppm/°C
Nichrome resistor material standard. Tantalum nitride
available, consult factory
Custom pad spacing 0.025 inches or greater
SLR (Single Layer Resistor Carrier) networks are offered to provide the user with a leadless device that maximizes board density
while maintaining tight ratio tolerances and TCR tracking. Pads are provided top and bottom connected by edge castellations for
ease of visual solder joint inspection. Resistors can be covered with Vishay Electro-Films (EFI) proprietary thermal set plastic
for physical protection or left uncoated to facilitate user trimming.
SLR’s are provided with 0.050 inches standard contact spacing; however, 0.025 inches contact spacing is also available. The
standard contact metallization is gold flash over nickel plate. Solder coated contacts can be provided if preferred. Custom
configurations, values, and tolerance combinations are available with fast turnaround.
PRODUCT CAPABILITIES
Resistance Range
Absolute Resistance Tolerance
Resistance Ratio Tolerance
Absolute TCR
Ratio TCR
Absolute Resistor Stability (Mean)*
Ratio Resistor Stability (Mean)*
Package Power Dissipation
Temperature Range
10
Ω
to 500 kΩ
± 1 % to ± 0.05 %
± 0.1 % to ± 0.01 %
± 50 ppm/°C; available to ± 10 ppm/°C
± 5 ppm/°C; available to ± 1 ppm/°C
300 ppm/1000 hours at 125 °C (typical)
18 ppm/1000 hours at 125 °C (typical)
100 mW/Res at 70 °C, 50 mW/125 °C
0 °C to + 70 °C, - 40 °C to + 85 °C, - 55 °C to + 125 °C
The SLR construction allows for a wide selection of special sizes and shapes with rapid turnaround and low NRE costs. The holes
for the edge castellations are laser drilled into a multiple-up, large area substrates in-house prior to metallization. This permits
new configurations with only laser software and a mask set.
Custom parts can be provided with combinations of features listed:
1.
2.
3.
4.
5.
Any combination of resistor values between 100
Ω
and 100 kΩ in the standard sizes.
Custom resistor network patterns (no crossovers).
A wide variety of rectangular sizes and shapes with contact pads on two to four sides.
Pad center-to-center spacings from 0.025 inches (0.635 mm) and larger.
Uncoated to permit customer trimming.
PACKAGED
PRODUCTS
NETWORKS
Document Number: 61068
Revision: 09-Mar-07
For technical questions, contact: efi@vishay.com
www.vishay.com
131
SLR
Vishay Electro-Films
OUTLINE DRAWING
DIMENSIONS
in inches [millimeters]
C
B
Single Layer Resistor Carrier Networks
Centers
0.025
[0.64]
0.050
[1.28]
A
*
*
**
**
**
**
**
**
B
0.100
[2.54]
0.100
[2.54]
0.150
[3.84]
0.210
[5.37]
C
0.015
[0.38]
0.030
[0.76]
0.030
[0.76]
0.030
[0.76]
D
0.025
[0.64]
0.050
[1.28]
0.050
[1.28]
0.050
[1.28]
E
0.015
[0.38]
0.015
[0.38]
0.025
[0.64]
0.025
[0.64]
F
0.020
[0.51]
0.020
[0.51]
0.020
[0.51]
0.020
[0.51]
D
E
A
0.050
[1.28]
0.050
R
1
F
[1.28]
PIN 1
* 0.025 inches [0.64 mm] per resistor, 2 to 18 pads.
** 0.050 inches [1.28 mm] per resistor, 2 to 18 pads.
Resistor
Area
Single Layer 16 Pin Chip Carrier
Chip measures 0.300 inches x 0.300 inches.
Castellations are on 0.050 inches (1.27 mm) centers.
(Special Order)
Standard Pitch: Castellations are
on 0.050 inches (1.27 mm) centers
(0.025 inch pitch special order)
ORDERING INFORMATION
Example: SLRC-4-10000-1-B-F-D-C-G, 8 Lead 0.100 wide, with 4 Identical 100 kΩ Isolated Resistors, Absolute Tolerance: 0.1 %, Ratio
Tolerance: 0.1 %, Absolute TCR: 50 ppm/°C, Ratio TCR: 2 ppm/°C, Gold Termination
SLR
MODEL
C
WIDTH
4
10 000
1
B
NUMBER
RESISTANCE
VALUE
ABSOLUTE
OF
VALUE
MULTIPLIER TOLERANCE
RESISTORS
%
%
ALL SAME
VALUE
(5 Significant
Digits)
C
= 0.001
B
= 0.01
A
= 0.1
0
= 1.0
1
= 10.0
2
= 100.0
A
= 0.05
B
= 0.1
C
= 0.2
D
= 0.5
F
= 1.0
G
= 2.0
J
= 5.0
K
= 10.0
M
= 20.0
F
RATIO
TOLERANCE
D
C
G
ABSOLUTE TCR. RATIO TCR TERMINATION
PPM/°C
PPM/°C
C
= 100
N
= 150
M
= 210
PACKAGED
PRODUCTS
NETWORKS
(To R1)
A
= 0.005
B
= 0.010
C
= 0.025
D
= 0.050
F
= 0.100
H
= 0.250
J
= 0.500
K
= 1.000
X
= N/A
A
= 10
B
= 25
D
= 50
E
= 100
B
=1
C
=2
D
=3
F
=5
G
= 10
X
= N/A
G
= Ni/Gold
S
= Solder
Coated
NOTE:
Factory will covert order number into final part number.
For special value combinations and pin outs consult Application Engineer
www.vishay.com
132
For technical questions, contact: efi@vishay.com
Document Number: 61068
Revision: 09-Mar-07
Legal Disclaimer Notice
Vishay
Disclaimer
All product specifications and data are subject to change without notice.
Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf
(collectively, “Vishay”), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein
or in any other disclosure relating to any product.
Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any
information provided herein to the maximum extent permitted by law. The product specifications do not expand or
otherwise modify Vishay’s terms and conditions of purchase, including but not limited to the warranty expressed
therein, which apply to these products.
No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this
document or by any conduct of Vishay.
The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless
otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such
applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting
from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding
products designed for such applications.
Product names and markings noted herein may be trademarks of their respective owners.
Document Number: 91000
Revision: 18-Jul-08
www.vishay.com
1
Real RISC-V development board——VEGA Vega development board
[i=s]This post was last edited by Hot Ximixiu on 2021-10-15 08:30[/i]Now everyone has turned their attention to another processor architecture, RISC-V, which is an open source instruction set architec...
火辣西米秀 Domestic Chip Exchange
DSP---C674x Framework Overview
1. Overview The overall framework of TMS320C674x DSP (megamodule) includes the following subsystems: C674x floating-point/fixed-point DSP CPU First level program (L1P) memory space controller (excludi...
Aguilera DSP and ARM Processors
Basic buck and buck-boost topology issues
From school to work, I have always known about buck step-down, boost step-up, buck-boost step-up and step-down, and I also know the topology roughly. I didn't study it carefully in school, but I used ...
zhaoyanhao Switching Power Supply Study Group
C++ Qt Design Patterns 2nd Edition (Chinese/English version) + source code
"C++ Qt Design Patterns (2nd Edition)" is a classic course that has been used by Suffolk University in the United States for more than ten years. It uses the cross-platform open source software develo...
arui1999 Download Centre
【Small Home Weather Station】About RSL10 FOTA Upgrade
[i=s]This post was last edited by reayfei on 2021-7-18 23:48[/i]1. Because the program shown in the figure can only be downloaded through FOTA, and not JLINK, you must understand the FOTA method.2. Us...
reayfei onsemi and Avnet IoT Innovation Design Competition
PADS Logic View Operations
Title: PADS Logic View Operations When designing schematics, you often need to zoom in and out on the view. The [Settings] menu of PADS Logic provides basic commands for view operations. You can use t...
凡亿教育 PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号