EEWORLDEEWORLDEEWORLD

Part Number

Search

2SC4115R

Description
Transistor
CategoryDiscrete semiconductor    The transistor   
File Size966KB,2 Pages
ManufacturerJCET
Websitehttp://www.cj-elec.com/

Jiangsu Changdian Technology Co., Ltd. focuses on semiconductor packaging and testing business, providing customers at home and abroad with a full range of solutions such as chip testing, packaging design, packaging testing, etc. The company was successfully listed on the Shanghai Main Board in 2003, becoming the first semiconductor packaging and testing listed company in China. It now has a national enterprise technology center and a postdoctoral research workstation. It is a national key high-tech enterprise, a supporting unit of the National Engineering Laboratory for High-density Integrated Circuits, and the chairman unit of the Integrated Circuit Packaging Technology Innovation Strategic Alliance.

Discrete devices: diodes (switching diodes, Schottky diodes (Schottky rectifiers), voltage regulator diodes, Pin diodes, TVS diodes, rectifier diodes, fast recovery diodes); transistors (Darlington tubes, digital transistors, MOSFETs); thyristors: silicon-controlled rectifiers, triacs; composite tubes: transistors + field-effect tubes, dual transistors, dual digital transistors, digital transistors + transistors, transistors + diodes, field-effect tubes + diodes, dual field-effect tubes. Voltage regulator circuit; energy-saving lamp charger switch tube

Lead frame: TO series (TO); SOD series (SOD); SOT series (TSOT, SOT); FBP series (WBFBP); QFN series (QFNWB, DFNWB, DFNFC, QFNFC); ​​QFP series (LQFP: PQFP: PLCC: TQFP); SIP series (SIP, HSIP, FSIP); SOP series (SOP, HSOP, SSOP, MSOP, HTSOP, TSSOP); DIP series (DIP, FDIP, SDIP); PDFN series; PQFN series; MIS series (MISFC, MISWB)

Nine core technologies: Through Silicon Via (TSV) packaging technology; SiP RF packaging technology; wafer-level 3D rewiring packaging process technology; copper bump interconnection technology; high-density FC-BGA packaging and testing technology (Flip Chip BGA); multi-turn array four-sided pinless packaging and testing technology; package body 3D stacking technology; 50μm or less ultra-thin chip 3D stacking packaging technology; MEMS multi-chip packaging technology; MIS packaging technology (pre-encapsulated interconnection system); BGA packaging technology, etc.

 

 

Download Datasheet Parametric View All

2SC4115R Overview

Transistor

2SC4115R Parametric

Parameter NameAttribute value
MakerJCET
package instruction,
Reach Compliance Codeunknow

2SC4115R Preview

Download Datasheet
JIANGSU CHANGJIANG ELECTRONICS TECHNOLOGY CO., LTD
SOT-89 Plastic-Encapsulate Transistors
2SC4115
TRANSISTOR (NPN)
SOT-89
1. BASE
FEATURES
Low V
CE(sat)
.V
CE(sat)
= 0.2V (Typ.)(I
C
/ I
B
= 2A / 0.1A)
Excellent current gain characteristics.
Complements to 2SA1585
1
2
3
2. COLLECTOR
3. EMITTER
MAXIMUM RATINGS (T
A
=25℃ unless otherwise noted)
Symbol
V
CBO
V
CEO
V
EBO
I
C
P
C
T
J
T
stg
Parameter
Collector-Base Voltage
Collector-Emitter Voltage
Emitter-Base Voltage
Collector Current -Continuous
Collector Power Dissipation
Junction Temperature
Storage Temperature
Value
40
20
6
3
500
150
-55-150
Units
V
V
V
A
mW
ELECTRICAL CHARACTERISTICS (Tamb=25℃ unless otherwise specified)
Parameter
Collector-base breakdown voltage
Collector-emitter breakdown voltage
Emitter-base breakdown voltage
Collector cut-off current
Emitter cut-off current
DC current gain
Collector-emitter saturation voltage*
Transition frequency
*pulse test
Symbol
V
(BR)CBO
V
(BR)CEO
V
(BR)EBO
I
CBO
I
EBO
h
FE
V
CEsat
f
T
Test
conditions
MIN
40
20
6
0.1
0.1
120
560
0.5
200
290
V
MHz
TYP
MAX
UNIT
V
V
V
μA
μA
I
C
= 50μA, I
E
=0
I
C
=1mA , I
B
=0
I
E
=50μA, I
C
=0
V
CB
=30V, I
E
=0
V
EB
= 5V, I
C
=0
V
CE
=2V, I
C
= 0.1A
I
C
= 2A, I
B
=0.1A
V
CE
=2V, I
C
=0.5 A
F=100MHz
CLASSIFICATION OF h
FE
Rank
Range
marking
Q
120-270
4115Q
R
180-390
4115R
S
270-560
4115S
Looking for a chip that can increase 12V to 12.6V/3A
The device is powered by 12V, plus a 12V lithium battery backup power supply, the charging voltage is 12.6V, I thought about integrating a charging circuit into it, 12V can be charged directly, but it...
sky999 Power technology
【NUCLEO-F746ZG Motor】Based on SDK5.4.5-Project Build
[i=s]This post was last edited by annysky2012 on 2021-2-23 17:18[/i]Based on my strong interest in STM32 motor control, I applied for the NUCLEO-F746ZG development board. The ultimate goal of this stu...
annysky2012 Motor Drive Control(Motor Control)
HDL Language Quick Guide
...
至芯科技FPGA大牛 FPGA/CPLD
How to select external clock for TMS320 series
[size=4][color=#000000][backcolor=white]The internal instruction cycle of the TMS320 series is relatively high, and the main frequency of the external crystal oscillator is not enough, so most DSP chi...
Aguilera Microcontroller MCU
(Bonus 10) GD32L233 Review - SPI Driver DS1302
## Preface Well-made architecture, high yield like a sow. Change the interface and the effect will come out. On the second day of work, I worked on the SPI driver DS1302. Keywords: GD32, SPI, DS1302, ...
韵湖葱白 GD32 MCU
O-RAN Testing Tool - Terminal Emulator UEE, Do You Know It?
According to statistics from the Global Mobile Suppliers Alliance (GSA), as of January 2020, 61 commercial 5G networks have been deployed in 34 countries around the world, and 348 operators in 119 cou...
eric_wang Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号