EEWORLDEEWORLDEEWORLD

Part Number

Search

CY3764VP100-66BAXC

Description
5V, 3.3V, ISRTM High-Performance CPLDs
File Size1MB,64 Pages
ManufacturerCypress Semiconductor
Download Datasheet View All

CY3764VP100-66BAXC Overview

5V, 3.3V, ISRTM High-Performance CPLDs

Ultra37000 CPLD Family
5V, 3.3V, ISR™ High-Performance CPLDs
Features
• In-System Reprogrammable™ (ISR™) CMOS CPLDs
— JTAG interface for reconfigurability
— Design changes do not cause pinout changes
— Design changes do not cause timing changes
• High density
— 32 to 512 macrocells
— 32 to 264 I/O pins
— Five dedicated inputs including four clock pins
• Simple timing model
— No fanout delays
— No expander delays
— No dedicated vs. I/O pin delays
— No additional delay through PIM
— No penalty for using full 16 product terms
— No delay for steering or sharing product terms
• 3.3V and 5V versions
• PCI-compatible
[1]
• Programmable bus-hold capabilities on all I/Os
• Intelligent product term allocator provides:
— 0 to 16 product terms to any macrocell
— Product term steering on an individual basis
— Product term sharing among local macrocells
• Flexible clocking
— Four synchronous clocks per device
— Product term clocking
— Clock polarity control per logic block
• Consistent package/pinout offering across all densities
— Simplifies design migration
— Same pinout for 3.3V and 5.0V devices
• Packages
— 44 to 400 leads in PLCC, CLCC, PQFP, TQFP, CQFP,
BGA, and Fine-Pitch BGA packages
— Lead(Pb)-free packages available
Note:
1. Due to the 5V-tolerant nature of 3.3V device I/Os, the I/Os are not clamped to V
CC
, PCI V
IH
= 2V.
General Description
The Ultra37000™ family of CMOS CPLDs provides a range of
high-density programmable logic solutions with unparalleled
system performance. The Ultra37000 family is designed to
bring the flexibility, ease of use, and performance of the 22V10
to high-density CPLDs. The architecture is based on a number
of logic blocks that are connected by a Programmable Inter-
connect Matrix (PIM). Each logic block features its own
product term array, product term allocator, and 16 macrocells.
The PIM distributes signals from the logic block outputs and all
input pins to the logic block inputs.
All of the Ultra37000 devices are electrically erasable and
In-System Reprogrammable (ISR), which simplifies both
design and manufacturing flows, thereby reducing costs. The
ISR feature provides the ability to reconfigure the devices
without having design changes cause pinout or timing
changes. The Cypress ISR function is implemented through a
JTAG-compliant serial interface. Data is shifted in and out
through the TDI and TDO pins, respectively. Because of the
superior routability and simple timing model of the Ultra37000
devices, ISR allows users to change existing logic designs
while simultaneously fixing pinout assignments and
maintaining system performance.
The entire family features JTAG for ISR and boundary scan,
and is compatible with the PCI Local Bus specification,
meeting the electrical and timing requirements. The
Ultra37000 family features user programmable bus-hold
capabilities on all I/Os.
Ultra37000 5.0V Devices
The Ultra37000 devices operate with a 5V supply and can
support 5V or 3.3V I/O levels. V
CCO
connections provide the
capability of interfacing to either a 5V or 3.3V bus. By
connecting the V
CCO
pins to 5V the user insures 5V TTL levels
on the outputs. If V
CCO
is connected to 3.3V the output levels
meet 3.3V JEDEC standard CMOS levels and are 5V tolerant.
These devices require 5V ISR programming.
Ultra37000V 3.3V Devices
Devices operating with a 3.3V supply require 3.3V on all V
CCO
pins, reducing the device’s power consumption. These
devices support 3.3V JEDEC standard CMOS output levels,
and are 5V-tolerant. These devices allow 3.3V ISR
programming.
Cypress Semiconductor Corporation
Document #: 38-03007 Rev. *D
3901 North First Street
San Jose
,
CA 95134
408-943-2600
Revised October 25, 2004
Startup interface kernel code modification
A: Please advise, does anyone know where to modify the kernel code for this startup interface? B: https://github.com/arm-tangb/psplashhttps://github.com/arm-tangb/my-note/blob/master/05-rootfs/psplash...
明远智睿Lan Linux and Android
DC regulated power supply to charge the battery
The battery is 12V, and the DC regulated power supply (30V 5A specification) can be used to charge the battery directly? Without any load, the DC regulated power supply is adjusted to 15V 5A. Is it fe...
stm32f103vct6 Power technology
[2022 Digi-Key Innovation Design Competition] K210 transmits images to DWIN serial port display
My design is to use the DWIN serial port screen to interact with K210 and realize face recognition. After a day of tinkering, I finally managed to stably transmit the image to the DWIN screen: [Key Po...
lugl4313820 DigiKey Technology Zone
Detailed explanation of laptop power management ACPI
Now I will briefly write about what I know about ACPI technology in laptop power management for your reference. If it is incomplete or wrong, please correct me. Thank you. Maybe everyone who has used ...
zbz0529 Power technology
AWR1843BOOST mmw demo operation guide (Part 1)
Author: Meichen An/Chris Meng a. Hardware equipment:Taking AWR1843BOOST RevC as an example, it can also be used as a reference for running mmw demo on other millimeter wave evaluation boards. 5V3A pow...
alan000345 Microcontroller MCU
[NXP Rapid IoT Review] Offline Compilation and Testing Summary
[i=s]This post was last edited by dvd1478 on 2019-1-21 23:15[/i] I really regret not completing the original plan on time. On the one hand, the time I received the express delivery was too late, and t...
dvd1478 RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号