EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

EM63A165TS-7IG

Description
Synchronous DRAM, 16MX16, 5.4ns, CMOS, PDSO54, TSOP2-54
Categorystorage    storage   
File Size565KB,53 Pages
ManufacturerEtron
Websitehttp://www.etron.com/
Environmental Compliance
Download Datasheet Parametric View All

EM63A165TS-7IG Overview

Synchronous DRAM, 16MX16, 5.4ns, CMOS, PDSO54, TSOP2-54

EM63A165TS-7IG Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid8199396383
package instructionTSOP2,
Reach Compliance Codecompliant
ECCN codeEAR99
access modeFOUR BANK PAGE BURST
Maximum access time5.4 ns
Other featuresAUTO/SELF REFRESH
JESD-30 codeR-PDSO-G54
length22.22 mm
memory density268435456 bit
Memory IC TypeSYNCHRONOUS DRAM
memory width16
Number of functions1
Number of ports1
Number of terminals54
word count16777216 words
character code16000000
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize16MX16
Package body materialPLASTIC/EPOXY
encapsulated codeTSOP2
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Maximum seat height1.2 mm
self refreshYES
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formGULL WING
Terminal pitch0.8 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width10.16 mm
Let's publish an original hydrology article "L-band small PA"
Share a small L- band PA I searched Baidu for information about L -band PA and found everything.First of all, how to define the origin of L bandLet's get into the topic Let's verify it from a theoreti...
btty038 RF/Wirelessly
Recruiting embedded software development engineers
Headhunting Position [Shenzhen] Job Responsibilities: 1. Responsible for the design of UAV flight control embedded system architecture, module function development and verification; 2. Responsible for...
ff318421749 Recruitment
PS2 Interface.pdf
PS2 Interface.pdf...
zxopenljx EE_FPGA Learning Park
TDC - Time to Digital Converter
When using the delay chain in FPGA to implement tdc, when latching the output data of the delay chain, the input data change near the clock edge violates the setup and hold time of the trigger, causin...
FPGA菜鸡 EE_FPGA Learning Park
How to locate the pins of LCD display?
[color=#222222][font="] Yesterday a customer asked me that they had a display screen that was reflective and did not require a backlight. As a result, there was no way to unify the pin installation po...
晶拓 Integrated technical exchanges

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号