5962R9662303VEC datasheet, PDF

5962R9662303VEC: Description4000/14000/40000 SERIES, 8-BIT RIGHT PARALLEL IN SERIAL OUT SHIFT REGISTER, TRUE OUTPUT, CDIP16; Categorylogic logic; File Size144KB，27 Pages; ManufacturerIntersil ( Renesas ); Websitehttp://www.intersil.com/cda/home/

Download Datasheet Parametric View All

5962R9662303VEC Overview

4000/14000/40000 SERIES, 8-BIT RIGHT PARALLEL IN SERIAL OUT SHIFT REGISTER, TRUE OUTPUT, CDIP16

Parameter Name	Attribute value
Objectid	1523417170
Parts packaging code	DIP
package instruction	DIP, DIP16,.3
Contacts	16
Reach Compliance Code	unknown
Counting direction	RIGHT
series	4000/14000/40000
JESD-30 code	R-CDIP-T16
JESD-609 code	e4
Logic integrated circuit type	PARALLEL IN SERIAL OUT
Maximum Frequency@Nom-Sup	2220000 Hz
Number of digits	8
Number of functions	1
Number of terminals	16
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Output polarity	TRUE
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	DIP
Encapsulate equivalent code	DIP16,.3
Package shape	RECTANGULAR
Package form	IN-LINE
power supply	5/15 V
propagation delay (tpd)	432 ns
Certification status	Not Qualified
Filter level	MIL-PRF-38535 Class V
Maximum supply voltage (Vsup)	18 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	MILITARY
Terminal surface	GOLD
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
total dose	100k Rad(Si) V
Trigger type	POSITIVE EDGE
minfmax	8.5 MHz

The concepts of FPGA and ASIC, their differences: [backcolor=white][size=4][color=#000000](In today's electronic devices, the application of integrated circuits has become more and more extensive, involving almost every electronic device. Integrated ...; fish001 Analogue and Mixed Signal

How to add own image processing operations to the zynq video pipeline?: As the title says, I have now established a video channel on ZYNQ: The general situation of the channel is as follows:/************config hls ip********/ voidConfigureHlsIP(XImgprocess_top *ImgProcess...; 六安飞雨 FPGA/CPLD

DC-DC Applications: I would like to ask if the FB pin of the DC-DC BUCK chip can be directly connected to the ground through a resistor to output all the inputs?...; 阿卡时间段 Power technology

Please tell me the DSP code and FW: Could you please tell me the difference between the FW of DSP code and general spi flash? Thank you....; apl500 DSP and ARM Processors

LED rotating fan solution for sale: The LED fan which is very popular in the market has a length of 42 cm and 224 lamp beads. The solution includes: the schematic diagram and layout of 2 boards and their BOM STM source code. The host co...; taotao5156 stm32/stm8

Download Gift｜ADI Reference Circuit Collection (Volume 4): "ADI Reference Circuit Collection (Volume 4)" mainly introduces reference circuits designed, debugged and verified by ADI engineers. Through these reference circuits, these products can be quickly and...; EEWORLD社区 ADI Reference Circuit

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components