M55342M06B277AUT0 datasheet, PDF

M55342M06B277AUT0: DescriptionFixed Resistor, Thin Film, 0.15W, 277ohm, 50V, 0.1% +/-Tol, 300ppm/Cel, Surface Mount, 0805, CHIP; CategoryPassive components The resistor; File Size96KB，5 Pages; ManufacturerVishay; Websitehttp://www.vishay.com

Download Datasheet Parametric View All

M55342M06B277AUT0 Overview

Fixed Resistor, Thin Film, 0.15W, 277ohm, 50V, 0.1% +/-Tol, 300ppm/Cel, Surface Mount, 0805, CHIP

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Objectid	145089200306
package instruction	SMT, 0805
Reach Compliance Code	not_compliant
Country Of Origin	USA
ECCN code	EAR99
YTEOL	8.1
Other features	NON-INDUCTIVE
structure	Rectangular
JESD-609 code	e0
Installation features	SURFACE MOUNT
Number of terminals	2
Maximum operating temperature	150 °C
Minimum operating temperature	-65 °C
Package height	0.8382 mm
Package length	2.032 mm
Package form	SMT
Package width	1.27 mm
method of packing	TR
Rated power dissipation(P)	0.15 W
Rated temperature	70 °C
Guideline	MIL-PRF-55342
resistance	277 Ω
Resistor type	FIXED RESISTOR
size code	0705
surface mount	YES
technology	THIN FILM
Temperature Coefficient	300 ppm/°C
Terminal surface	Tin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Terminal shape	WRAPAROUND
Tolerance	0.1%
Operating Voltage	50 V

Open source 4G module CMUX+PPP dial-up Internet access detailed explanation: [i=s]This post was last edited by Fillmore on 2020-5-29 18:35[/i]1. Environment Construction Hardware: WildFire STM32F429 V1 + EC20 Software: RT-THREAD V4.0.1 + MDK 5.26 + STM32 CUBEMX RT-Thread softw...; Fillmore Embedded System

Why can't this voltage regulator maintain the voltage?: [backcolor=rgb(222, 240, 251)]The circuit diagram is as shown above. [/backcolor] [backcolor=rgb(222, 240, 251)]After power on, the voltage across C81 is -12.09V, no problem. [/backcolor] [backcolor=r...; chenbingjy Analog electronics

EEWORLD University Hall - FPGA and NIOS II Example Refinement Based on VHDL: VHDL-based FPGA and NIOS II example refinement : https://training.eeworld.com.cn/course/4565Basic operation of QuartusⅡ software, introduction to VHDL syntax, FPGA design examples and NiosⅡ design exa...; 老白菜 FPGA/CPLD

Current flow in three-phase full-bridge inverter topology: [Ask if you don't understand] In the figure, if the drive signals of T1, T3, and T5 (the three upper tubes) are all low, and the currents of phases A and C are positive, and the potential of phase B i...; shaorc Power technology

On the modeling and configuration of DSP systems: Embedded software development requires extensive knowledge and understanding of the target architecture and its use. There are a series of steps required to transform an embedded system from concept t...; fish001 Microcontroller MCU

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components