SCO-2218AD-27.000M datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> SCO-2218AD-27.000M

SCO-2218AD-27.000M: DescriptionCMOS Output Clock Oscillator,; CategoryPassive components oscillator; File Size200KB，3 Pages; ManufacturerSunny Electronics Corp; Websitehttp://www.sunny.co.kr

Download Datasheet Parametric View All

SCO-2218AD-27.000M Overview

CMOS Output Clock Oscillator,

SCO-2218AD-27.000M Parametric

Parameter Name	Attribute value
Objectid	7014771147
package instruction	SMD, 4 PIN
Reach Compliance Code	unknown
Other features	BULK
maximum descent time	10 ns
Frequency Adjustment - Mechanical	NO
frequency stability	100%
Installation features	SURFACE MOUNT
Nominal operating frequency	27 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
Output load	15 pF
physical size	2.5mm x 2.0mm x 1.0mm
longest rise time	10 ns
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	45/55 %

Preview

Download Datasheet

View All

CRYSTAL OSCILLATORS

CERAMIC SMD TYPE

SCO-22

External Dimensions : 2.5 × 2.0 mm

0.9 V to 5.0 V Operating Supply Voltage Range

High Stability with AT-Cut crystal

CMOS Output

Tri-state Function Available

■ ELECTRICAL SPECIFICATIONS

ITEM

Output Logic Type

Frequency Range*

Supply Voltage(V

)

Operating Temperature Range

Storage Temperature Range

Frequency Stability

Input Current

Output Voltage Logic High(V

)

Output Voltage Logic Low(V

)

Rise / Fall Time

Duty Cycle

Start-up Time

Output Load Condition(CMOS)

Output Enable Function

and V

)

RMS Phase Jitter

Frequency Aging

CMOS

1.000 ~ 50 MHz (0.9 V

~ 1.5 V

)

1.000 ~ 60 MHz (1.8 V

~ 5.0 V

)

0.9, 1.2, 1.5, 1.8, 2.5, 3.3 & 5.0 V

±5 %

0 to +70 ℃, -20 to +70 ℃, -40 to +85 ℃

-55 to +125 ℃

±20 ppm, ±25 ppm, ±50 ppm, ±100 ppm Max.

10(0.9~1.8V), 15(2.5V), 25(3.3V, 5.0V)

90 % of V

Min.

10 % of V

Max.

10 ns Max.

45 to 55 %, 40 to 60 %

10 ms Max.

15 pF Max.

70 % of V

Min. to Enable Output

30 % of V

Max. to Disable Output

1 ps Max.

±3 ppm Max.

High Impedance

BW : 12 kHz to 20 MHz

25℃, First year

Measured over

10 % to 90 % of waveform

Measured at 50 % of

waveform

Over operating temperature

range

mA Max.

Value

CMOS XO

Remarks

* Please contact us about developed standard frequencies

■ MECHANICAL DIMENSIONS

(mm)

■ LAND PATTERN

(mm)

http://www.sunny.co.kr

SUNNY ELECTRONICS CORP

Recommended Resources

Non-isolated regulated converter development board, do you know?

Motor electronic speed regulation circuit

Differential amplifier circuit

Random natural wind simulator circuit

Induction alarm doorbell circuit

D7630 application circuit

C Language Zone (4) Continuously Printing Dynamics: The code is as follows: #include #include #include void main() { int i=50,j; char a[]="hello world."; while(i) { for(j=0;j I remembered printing the Buddha What's the use? There is no exit conditionen...; 白家瑞 Innovation Lab

The difference between multilayer PCB and LTCC: What are the advantages and disadvantages of traditional multi-layer PCB technology and LTCC technology? In addition to the fact that LTCC can embed filters, I can't think of any advantages of LTCC ov...; 明天你好123 PCB Design

The basis of the difference between TTL and CMOS: [align=left][size=4][color=#000000][backcolor=white]1, TTL level: [/backcolor][/color][/size] [size=4][color=#000000][backcolor=white]Output high level>2.4V, output low level=2.0V, input low levelcmos...; Jacktang Analogue and Mixed Signal

Understanding bandwidth: I have been exposed to bandwidth for a long time, but it seems that I have never figured it out. Today, I checked Baidu Encyclopedia and found that it solved many of my doubts. Here are some excerpts:...; Jacktang Analogue and Mixed Signal

Circuit output grounding problem.: There are three groups of circuits as shown in the figure (the 6291 above has only one group). If the 1st PIN of CN1 is connected to DGND by mistake during the test, what may happen? There are also so...; hau30729 Power technology

When AD software needs to drill vias to connect the network in the inner electrical layer segmentation, what is the minimum distance between the vias and the inner electrical layer segmentation edge?: When I used AD software to design a 6-layer board, I found a phenomenon. My fourth layer is the POWER layer, which divides the system power supply. When I need to drill vias for network connection, I ...; fangmian211 PCB Design

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components