EEWORLDEEWORLDEEWORLD

Part Number

Search

PRA135I7-3K24DWG

Description
Array/Network Resistor, Isolated, Thin Film, 0.125W, 3240ohm, 100V, 0.5% +/-Tol, -10,10ppm/Cel, 3707,
CategoryPassive components    The resistor   
File Size80KB,5 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Environmental Compliance
Download Datasheet Parametric View All

PRA135I7-3K24DWG Overview

Array/Network Resistor, Isolated, Thin Film, 0.125W, 3240ohm, 100V, 0.5% +/-Tol, -10,10ppm/Cel, 3707,

PRA135I7-3K24DWG Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid983387807
package instructionSMT, 3707
Reach Compliance Codecompliant
ECCN codeEAR99
structureChip
JESD-609 codee4
Network TypeIsolated
Number of terminals14
Maximum operating temperature155 °C
Minimum operating temperature-55 °C
Package height0.4 mm
Package length9.45 mm
Package formSMT
Package width1.85 mm
method of packingBox
Rated power dissipation(P)0.125 W
resistance3240 Ω
Resistor typeARRAY/NETWORK RESISTOR
seriesPRA (CNW)
size code3707
technologyTHIN FILM
Temperature Coefficient-10,10 ppm/°C
Terminal surfaceGold (Au) - with Nickel (Ni) barrier
Tolerance0.5%
Operating Voltage100 V
PRA 100, 135, 182 (CNW)
Vishay Sfernice
High Precision Resistor Chip Arrays
FEATURES
High stability passivated nichrome resistive
layer 0.02 % on ratio, 1000 h at Pn at + 70 °C
Tight TCR (10 ppm/°C) and TCR tracking
(to 1 ppm/°C)
Very low noise < 35 dB and voltage coefficient
< 0.01 ppm/V
Ratio tolerance to 0.01 % (R
200R)
Pre-tinned terminations over nickel barrier
High temperature option (200 °C)
SMD wraparound chip resistor array
Compliant to RoHS directive 2002/95/EC
PRA arrays can be used in most applications requiring a
matched pair (or set) of resistor elements. The networks
provide 1 ppm/°C TCR tracking, a ratio tolerance as tight as
0.01 % and outstanding stability. They are available in 1 mm,
1.35 mm and 1.82 mm pitch.
TYPICAL PERFORMANCE
ABS
TCR
TOL
10 ppm/°C
ABS
0.1 %
TRACKING
2 ppm/°C
RATIO
0.05 %
DIMENSIONS
Suggested Land Pattern
R
S
R
P
Q
F
A
I: Independent resistors
E
Termination
Electrical diagram
R1
R2
R7
R8
DIM.
A
B
C
D
E
(1)
F
G
P
Q
R
S
PRA 100
mm
1.6
0.4
0.65
+ 0.2
- 0.1
+ 0.2
- 0.2
+ 0.15
- 0.15
PRA 135
mil
63
16
mm
1.85
0.4
1.05
+ 0.2
- 0.1
+ 0.2
- 0.2
+ 0.15
- 0.15
PRA 182
mil
72
16
41
10
mm
3.0
0.4
1.3
+ 0.2
- 0.1
+ 0.2
- 0.2
+ 0.35
- 0.15
B
D
C
F
G
mil
118
16
51
10
Number
of resistors:
2 to
8
R1 = R2 = ... R8
25.5
10
0.25
0.25
0.25
E = (N x F) ± 0.2 mm
1
0.4
+ 0.1
-0
E = (N x F) ± 8 mil
53.1
15
41.3
12
40
31.5
1.82
0.4
+ 0.1
-0
C: One common point
N
resistors
R1
E
40
15
27.5
12
40
23.5
1.35
0.4
+ 0.1
-0
72
15
59.8
12
40
70.8
B
C
D
A
R2
R7
R8
0.7
0.3
1
0.6
1.05
0.3
1
0.8
1.52
0.3
1
1.8
F
G
Note
(1)
E depends on number of resistors
* Pb containing terminations are not RoHS compliant, exemptions may apply
** Please see document “Vishay Material Category Policy”:
www.vishay.com/doc?99902
www.vishay.com
66
For technical questions, contact:
sfer@vishay.com
Number
of resistors:
2 to
8
R1 = R2 = ... R8
Document Number: 53033
Revision: 17-Aug-09
【Xianji HPM6750 Review】Interim (Final) Summary
Time flies. It has been two months since I received the board. A few days ago, the administrator said that the progress will be finished on June 30. I was surprised that it was so fast. It felt like t...
littleshrimp Domestic Chip Exchange
Shortlist | 2020-2021 ON Semiconductor and Avnet IoT Creative Design Competition
[Competition Details] 2020-2021 ON Semiconductor and Avnet IoT Creative Design CompetitionThank you very much for your support of this competition!The finalists were selected by ON Semiconductor, Avne...
EEWORLD社区 onsemi and Avnet IoT Innovation Design Competition
FPGA_100 Days Journey_Key Debounce.pdf
FPGA_100 Days Journey_Key Debounce.pdf...
zxopenljx EE_FPGA Learning Park
EEWORLD University Hall----Inverter Principle and Application Harbin Institute of Technology
Frequency Converter Principle and Application Harbin Institute of Technology : https://training.eeworld.com.cn/course/5997?This course is a teaching video of the high-quality course "Inverter Principl...
抛砖引玉 Power technology
CSM Code Security Module FAQ
Naming convention -- CSM: Code Security Module Code Security Module -- ECSL: Emulation Code Security Logic Emulation Code Security LogicFrequently asked questions Q: What happens when the CSM automati...
Jacktang Microcontroller MCU
FPGA implementation of DVI output image selection interception.pdf
FPGA implementation of DVI output image selection interception.pdf...
zxopenljx EE_FPGA Learning Park

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号