EEWORLDEEWORLDEEWORLD

Part Number

Search

SP1-029-N210/01-95/2

Description
Board Connector, 29 Contact(s), 1 Row(s), Male, Straight, 0.079 inch Pitch, Solder Terminal, Black Insulator, Receptacle
CategoryThe connector    The connector   
File Size349KB,2 Pages
ManufacturerE-tec Interconnect Ltd.
Environmental Compliance
Download Datasheet Parametric View All

SP1-029-N210/01-95/2 Overview

Board Connector, 29 Contact(s), 1 Row(s), Male, Straight, 0.079 inch Pitch, Solder Terminal, Black Insulator, Receptacle

SP1-029-N210/01-95/2 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerE-tec Interconnect Ltd.
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresROHS COMPLIANT
body width0.079 inch
subject depth0.472 inch
body length2.283 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact to complete cooperationGOLD FLASH
Contact completed and terminatedTin (Sn)
Contact point genderMALE
Contact materialBRASS
contact modeRECTANGULAR
Contact resistance20 mΩ
Contact styleSQ PIN-SKT
Dielectric withstand voltage500VAC V
Insulation resistance1000000000 Ω
Insulator colorBLACK
insulator materialNYLON
JESD-609 codee3
Manufacturer's serial numberSP
Plug contact pitch0.079 inch
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number1
Number of rows loaded1
Maximum operating temperature105 °C
Minimum operating temperature-40 °C
PCB contact patternRECTANGULAR
Plating thicknessFLASH inch
Rated current (signal)1 A
GuidelineUL
reliabilityCOMMERCIAL
Terminal length0.118 inch
Terminal pitch2.0066 mm
Termination typeSOLDER
Total number of contacts29
No. of Pin
Single
Row
002
003
004
005
006
007
008
009
010
011
012
013
014
015
016
017
018
019
020
021
022
023
024
025
026
027
028
029
030
031
032
033
034
035
036
037
038
039
040
Dual
Row
004
006
008
010
012
014
016
018
020
022
024
026
028
030
032
034
036
038
040
042
044
046
048
050
052
054
056
058
060
062
064
066
068
070
072
074
076
078
080
Dimension(mm)
L1
2.00
4.00
6.00
8.00
10.00
12.00
14.00
16.00
18.00
20.00
22.00
24.00
26.00
28.00
30.00
32.00
34.00
36.00
38.00
40.00
42.00
44.00
46.00
48.00
50.00
52.00
54.00
56.00
58.00
60.00
62.00
64.00
66.00
68.00
70.00
72.00
74.00
76.00
78.00
L2
4.00
6.00
8.00
10.00
12.00
14.00
16.00
18.00
20.00
22.00
24.00
26.00
28.00
30.00
32.00
34.00
36.00
38.00
40.00
42.00
44.00
46.00
48.00
50.00
52.00
54.00
56.00
58.00
60.00
62.00
64.00
66.00
68.00
70.00
72.00
74.00
76.00
78.00
80.00
The waveform is distorted in the positive half cycle when the op amp amplifies it by 10 times
[i=s]This post was last edited by lcwd on 2021-5-11 11:03[/i]The ADA4891 op amp circuit is connected as follows: Same direction amplification 10 times. The op amp data sheet says it is single power su...
lcwd Analog electronics
【Competition Information】Document download: RSL 10_add profiles & RSL 10_IDE_installation
Friends, engineers from ON Semiconductor have provided two Chinese documents. Friends who need them can download them.rsl10_add profiles【Add profile or services】rsl10_IDE_installation【IDE installation...
EEWORLD社区 onsemi and Avnet IoT Innovation Design Competition
LORA CAD channel activity detection
IntroductionIf you have implemented the simple transmission and reception of lora, I think you should consider how to avoid the packet loss caused by the collision when the slave sends data when lora ...
火辣西米秀 RF/Wirelessly
The Problem with Fully Differential Op Amp Output Voltage Rails
The picture is a screenshot of the specification of the fully differential op amp LMH6551. I have the following questions to ask the experts:1. What does Single Ended mean under Conditions in the Outp...
xiaxingxing Analog electronics
Take a break and have a laugh
1. ConfessionA boy had a crush on a girl for a long time. One day during self-study class, the boy secretly passed a small note to the girl, which read "Actually, I have noticed you for a long time." ...
Gendan5 Suggestions & Announcements
EEWORLD University - Master the basic knowledge and artistic design of high-voltage gate driver design
Master the basics and artistic design of high-voltage gate driver design : https://training.eeworld.com.cn/course/5278This in-depth discussion will cover how to drive these state-of-the-art power tran...
hi5 Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号