EEWORLDEEWORLDEEWORLD

Part Number

Search

EX128-PTQ64PP

Description
FPGA, 256 CLBS, 6000 GATES, 178 MHz, PQFP100
Categorysemiconductor    Programmable logic devices   
File Size280KB,36 Pages
ManufacturerETC1
Download Datasheet Parametric View All

EX128-PTQ64PP Overview

FPGA, 256 CLBS, 6000 GATES, 178 MHz, PQFP100

EX128-PTQ64PP Parametric

Parameter NameAttribute value
Number of terminals100
Minimum operating temperature0.0 Cel
Maximum operating temperature70 Cel
Processing package description0.50 MM PITCH, PLASTIC, TQFP-100
each_compliYes
stateActive
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
clock_frequency_max178 MHz
The maximum delay of a CLB module1.4 ns
jesd_30_codeS-PQFP-G100
jesd_609_codee0
moisture_sensitivity_level3
Number of configurable logic modules256
Number of equivalent gate circuits6000
organize256 CLBS, 6000 GATES
Packaging MaterialsPLASTIC/EPOXY
ckage_codeLFQFP
packaging shapeSQUARE
Package SizeFLATPACK, LOW PROFILE, FINE PITCH
eak_reflow_temperature__cel_225
seated_height_max1.6 mm
Rated supply voltage2.5 V
Minimum supply voltage2.3 V
Maximum supply voltage2.7 V
surface mountYES
CraftsmanshipCMOS
Temperature levelCOMMERCIAL
terminal coatingTIN LEAD
Terminal formGULL WING
Terminal spacing0.5000 mm
Terminal locationQUAD
ime_peak_reflow_temperature_max__s_30
length14 mm
width14 mm
dditional_featureALSO REQUIRES 3.3V OR 5V SUPPLY
v3.0
eX Family FPGAs
Le a di n g E d ge P er f o r m a n ce
• 240 MHz System Performance
• 3.9ns Clock-to-Out (Pad-to-Pad)
• 350 MHz Internal Performance
Sp e ci f i c a t i on s
• Individual Output Slew Rate Control
• 2.5V, 3.3V, and 5.0V Mixed Voltage Operation with 5.0V
Input Tolerance and 5.0V Drive Strength
• Software Design Support with Actel Designer Series and
Libero Tools
• Up to 100% Resource Utilization with 100% Pin Locking
• Deterministic Timing
• Unique In-System Diagnostic and Verification Capability
with Silicon Explorer II
• Boundary Scan Testing in Compliance with IEEE Standard
1149.1 (JTAG)
• Secure Programming Technology Prevents Reverse
Engineering and Design Theft
G en er al D e sc r i p t i on
• 3,000 to 12,000 Available System Gates
• As Many as 512 Maximum Flip-Flops (Using CC Macros)
• 0.22
µ
CMOS Process Technology
• Up to 132 User-Programmable I/O Pins
Fe a t ur es
• High-Performance, Low-Power Antifuse FPGA
• LP/Sleep Mode for Additional Power Savings
• Advanced Small-footprint Packages
• Hot-Swap Compliant I/Os
• Single-Chip Solution
• Nonvolatile
• Live on power up
• Power-Up/Down Friendly (No Sequencing Required for
Supply Voltages)
• Configurable Weak-Resistor Pull-Up or Pull-Down for
Tristated Outputs during Power Up
eX P r o du ct Pr o f i l e
Device
Capacity
System Gates
Typical Gates
Register Cells (Dedicated Flip-Flops)
Combinatorial Cells
Maximum User I/Os
Speed Grades
Temperature Grades
Package
(by pin count)
TQFP
CSP
The eX family of FPGAs is a low-cost solution for low-power,
high-performance designs. The inherent low power
attributes of the antifuse technology, coupled with an
additional low static power mode, make these devices ideal
for power-sensitive applications. Fabricated with an
advanced 0.22
µ
CMOS antifuse technology, these devices
achieve high performance with no power penalty
.
eX64
3,000
2,000
64
128
84
–F, Std, –P
C, I
64, 100
49, 128
eX128
6,000
4,000
128
256
100
–F, Std, –P
C, I
64, 100
49, 128
eX256
12,000
8,000
256
512
132
–F, Std, –P
C, I
100
128, 180
D e ce m b e r 2 0 0 1
1
© 2001 Actel Corporation
NB-IoT application classification and technical characteristics analysis
NB-Iot stands out as a narrowband Internet of Things technology in various industries, and its applications cover multiple fields. In this article, the editor of Jixun will explain the main applicatio...
Jacktang Wireless Connectivity
"Operational Amplifier Parameter Analysis and LTspice Application Simulation" 2. Chapter 2 Bias Current
[i=s]This post was last edited by ddllxxrr on 2021-5-16 15:55[/i]This chapter really shocked me, because I didn't understand a lot of the knowledge. This is how I have been for many years. It’s quite ...
ddllxxrr Analog electronics
I2C Timing
Data validity The data on the SDA line must remain stable during the high period of the clock. The high or low state of the data line can only change when the clock signal on the SCL line is low.Start...
火辣西米秀 Microcontroller MCU
CUBEMX configures six-step square wave drive BLDC
Source: https://www.icxbk.com/article/detail/986.html PrefaceI have been working on motor control for half a year. The most basic motor control is the six-step square wave drive of the brushless DC mo...
Aguilera stm32/stm8
Resource Download: IoT technology is everywhere in the home
IoT technology is everywhere in the home One Pod per room, supporting all IoT communication technologiesDownload related resources...
兰博 RF/Wirelessly
Looking for TI training course handouts!
I felt great when watching the TI video training course.So I wanted to find the course notes.But I couldn't find them in the technical support, related products, and related downloads on the course pa...
yhye2world Training Edition

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号