EMC646SP16JT-70LF datasheet, PDF

Datasheet> All Categories > EMC646SP16JT-70LF

Preview

EMC646SP16JT-70LF: Description4Mx16 bit CellularRAM; File Size601KB，65 Pages; ManufacturerEMLSI; Websitehttp://www.emlsi.com

Download Datasheet View All

EMC646SP16JT-70LF Overview

4Mx16 bit CellularRAM

Preview

Download Datasheet

View All

Preliminary

EMC646SP16J

4Mx16 CellularRAM

Document Title

4Mx16 bit CellularRAM

Revision History

Revision No.

0.0

History

Initial Draft

Draft Date

July 05,2007

Remark

Preliminary

Emerging Memory & Logic Solutions Inc.

4F Korea Construction Financial Cooperative B/D, 301-1 Yeon-Dong, Jeju-Si, Jeju-Do, Rep.of Korea

Tel : +82-64-740-1700 Fax : +82-64-740-1749~1750 / Homepage : www.emlsi.com

Zip Code : 690-717

The attached datasheets are provided by EMLSI reserve the right to change the specifications and products. EMLSI will answer to

your questions about device. If you have any questions, please contact the EMLSI office.

Preliminary

EMC646SP16J

4Mx16 CellularRAM

Table of Contents

Features ......................................................................................................................................................................................

Options ...................................................................................................................................................................................

General Description ....................................................................................................................................................................

Functional Description ................................................................................................................................................................

Power-Up Initialization ............................................................................................................................................................

Bus Operating Modes .................................................................................................................................................................

Asynchronous Mode ...............................................................................................................................................................

Page Mode READ Operation ................................................................................................................................................

Burst Mode Operation ............................................................................................................................................................

Mixed-Mode Operation ...........................................................................................................................................................

WAIT Operation ......................................................................................................................................................................

LB# / UB# Operation...............................................................................................................................................................

Low-Power Operation......... ........................................................................................................................................................

Standby Mode Operation ........................................................................................................................................................

Temperature Compensated Refresh.......................................................................................................................................

Partial Array Refresh ..............................................................................................................................................................

Deep Power-Down Operation.................................................................................................................................................

Registers.....................................................................................................................................................................................

Access Using CRE .................................................................................................................................................................

Software Access .....................................................................................................................................................................

Bus Configuration Register......................................................................................................................................................

Burst Length (BCR[2:0]) Default = Continuous Burst .........................................................................................................

Burst Wrap (BCR[3]) Default = No Wrap ............................................................................................................................

Drive Strength (BCR[5:4]) Default = Outputs Use Half-Drive Strength ...............................................................................

WAIT Configuration (BCR[8]) Default = WAIT Transitions One Clock Before Data Valid / Invalid.......................................

WAIT Polarity (BCR[10]) Default = WAIT Active HIGH.......................................................................................................

Latency Counter (BCR[13:11]) Default = Three Clock Latency ..........................................................................................

Initial Access Latency (BCR[14]) Default = Variable...........................................................................................................

Operating Mode (BCR[15]) Default = Asynchronous Operation.........................................................................................

Refresh Configuration Register...............................................................................................................................................

Partial Array Refresh (RCR[2:0]) Default = Full Array Refresh .........................................................................................

Deep Power-Down (RCR[4]) Default = DPD Disabled .......................................................................................................

Page Mode Operation (RCR[7]) Default = Disabled ..........................................................................................................

Device Identification Register..................................................................................................................................................

Electrical Characteristics.............................................................................................................................................................

Timing Requirements...................................................................................................................................................................

Timing Diagrams..........................................................................................................................................................................

Preliminary

EMC646SP16J

4Mx16 CellularRAM

List of Figures

Figure 1:

Figure 2:

Figure 3:

Figure 4:

Figure 5:

Figure 6:

Figure 7:

Figure 8:

Figure 9:

Figure 10:

Figure 11:

Figure 12:

Figure 13:

Figure 14:

Figure 15:

Figure 16:

Figure 17:

Figure 18:

Figure 19:

Figure 20:

Figure 21:

Figure 22:

Figure 23:

Figure 24:

Figure 25:

Figure 26:

Figure 27:

Figure 28:

Figure 29:

Figure 30:

Figure 31:

Figure 32:

Figure 33:

Figure 34:

Figure 35:

Figure 36:

Figure 37:

Figure 38:

Figure 39:

Figure 40:

Figure 41:

Figure 42:

Figure 43:

Figure 44:

Figure 45:

Figure 46:

Figure 47:

Figure 48:

Figure 49:

Figure 50:

Functional Block Diagram - 4 meg x 16 .................................................................................................................

Power-Up Initialization Timing ...............................................................................................................................

READ Operation (ADV# LOW) ..............................................................................................................................

WRITE Operation (ADV# LOW) .............................................................................................................................

Page Mode READ Operation (ADV# LOW) ...........................................................................................................

Burst Mode READ (4-word burst)...........................................................................................................................

Burst Mode WRITE (4-word burst)..........................................................................................................................

Refresh Collision During Variable-Latency READ Operation .................................................................................

Wired or WAIT Configuration .................................................................................................................................

Configuration Register WRITE, Asynchronous Mode, Followed by READ ARRAY Operation ..............................

Configuration Register WRITE, Synchronous Mode, Followed by READ ARRAY Operation ................................

Register READ, Asynchronous Mode, Followed by READ ARRAY Operation ......................................................

Register READ, Synchronous Mode, Followed by READ ARRAY Operation ........................................................

Load Configuration Register ..................................................................................................................................

Read Configuration Register .................................................................................................................................

Bus Configuration Register Definition ....................................................................................................................

WAIT Configuration During Burst Operation ..........................................................................................................

Latency Counter (Variable Initial Latency, No Refresh Collision) ...........................................................................

Latency Counter (Fixed Latency) ...........................................................................................................................

Refresh Configuration Register Mapping ...............................................................................................................

AC Input/Output Reference Waveform ..................................................................................................................

AC Output Load Circuit ..........................................................................................................................................

Initialization Period .................................................................................................................................................

DPD Entry and Exit Timing Parameters .................................................................................................................

Asynchronous READ .............................................................................................................................................

Asynchronous READ Using ADV# .........................................................................................................................

PAGE MODE READ ..............................................................................................................................................

Single-Access Burst READ Operation - Variable Latency ......................................................................................

4-Word Burst READ Operation - Variable Latency .................................................................................................

Single-Access Burst READ Operation - Fixed Latency ..........................................................................................

4-Word Burst READ Operation - Fixed Latency .....................................................................................................

READ Burst Suspend ............................................................................................................................................

Burst READ at End-of-Row (Wrap off) ...................................................................................................................

CE# - Controlled Asychronous WRITE ..................................................................................................................

LB#/UB# - Controlled Asychronous WRITE ...........................................................................................................

WE# - Controlled Asychronous WRITE .................................................................................................................

Asynchronous WRITE Using ADV# .......................................................................................................................

Burst WRITE Operation - Variable Latency Mode ..................................................................................................

Burst WRITE Operation - Fixed Latency Mode ......................................................................................................

Burst WRITE at End-of-Row (Wrap off) .................................................................................................................

Burst WRITE Followed by Burst READ ..................................................................................................................

Burst READ Interrupted by Burst READ or WRITE ................................................................................................

Burst WRITE Interrupted by Burst WRITE or READ - Variable Latency Mode .......................................................

Burst WRITE Interrupted by Burst WRITE or READ - Fixed Latency Mode ...........................................................

Asynchronous WRITE Followed by Burst READ ...................................................................................................

Asynchronous WRITE (ADV# LOW) Followed by Burst READ .............................................................................

Burst READ Followed by Asynchronous WRITE (WE# - Controlled) .....................................................................

Burst READ Followed by Asynchronous WRITE Using ADV# ...............................................................................

Asynchronous WRITE Followed by Asynchronous READ - ADV# LOW ...............................................................

Asynchronous WRITE Followed by Asynchronous READ .....................................................................................

Preliminary

EMC646SP16J

4Mx16 CellularRAM

List of Tables

Table 1:

Table 2:

Table 3:

Table 4:

Table 5:

Table 6:

Table 7:

Table 8:

Table 9:

Table 10:

Table 11:

Table 12:

Table 13:

Table 14:

Table 15:

Table 16:

Table 17:

PIN Descriptions ..........................................................................................................................................................

Bus Operations ............................................................................................................................................................

Sequence and Burst Length ........................................................................................................................................

Drive Strength ..............................................................................................................................................................

Variable Latency Configuration Codes.........................................................................................................................

Fixed Latency Configuration Codes.............................................................................................................................

Address Patterns for PAR(RCR[4] =1).........................................................................................................................

Device Identification Register Mapping .......................................................................................................................

Absolute Maximum Ratings .........................................................................................................................................

Electrical Characteristics and Operating Conditions ....................................................................................................

Deep Power-Down Specifications ...............................................................................................................................

Capacitance ................................................................................................................................................................

Asynchronous READ Cycle Timing Requirements ......................................................................................................

Burst READ Cycle Timing Requirements ....................................................................................................................

Asynchronous WRITE Cycle Timing Requirements ....................................................................................................

Burst WRITE Cycle Timing Requirements ...................................................................................................................

Initialization and DPD Timing Parameters ...................................................................................................................

Recommended Resources

What factors should be considered in switching frequency?

C523 double column vertical lathe control circuit 02

Chaoli brand RC, RS, RF-9728A, RC, RS, RF-9790A

Parallel spectrum amplifier

HT6337 (electric fan) infrared remote control receiving and decoding circuit

Positive ramp oscillator

Does anyone know how ULPMark is scored? And how to obtain it?: I need to sort out some things about low power consumption recently, and I learned that there is a benchmark software for low power consumption, namely ULPMark. However, I have searched around but cou...; 超芯星 MCU

Teach you several efficient methods of circuit analysis!: There are many methods for analyzing circuits, such as superposition theorem, branch analysis method, mesh analysis method, node analysis method, Thevenin and Norton theorems, etc. Flexibly applying t...; 可乐zzZ MCU

Portable medical wearable device that measures heart rate and blood oxygen levels: The changes taking place in the medical and fitness sectors, and the electronics and wearable devices associated with them, can be called truly revolutionary. The demands of today’s healthcare device ...; lrhk Medical Electronics

Based on FOC5.3 library IHM07 self-made board BLDC/PMSM motor drive: schematic/device library/reference program/training materials/delivery...: This content is originally created by music_586 , a user of EEWORLD forum. If you want to reprint or use it for commercial purposes, you need to obtain the author's consent and indicate the sourceBase...; music_586 stm32/stm8

【EasyARM-RT1052 Review】+ SDRAM Memory Management: [font=微软雅黑][size=4] Because I am using the SDRAM_Debug project, the evkbimxrt1050_sdram_init.ini initialization file in the project directory is called when the system starts up, so your subsequent ap...; ID.LODA NXP MCU

Usage of MSP430F5438 internal delay function: [size=4][color=#000000][backcolor=white]The __delay_cycles() function appears in the sample program. When looking for the msp430x54x.h header file, it is found that there is no declaration of the func...; fish001 Microcontroller MCU

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components