2-Wide, 4-Input AND-OR-INVERT Gate
Parameter Name | Attribute value |
Is it Rohs certified? | incompatible |
Maker | National Semiconductor(TI ) |
package instruction | DIP, DIP14,.3 |
Reach Compliance Code | unknow |
series | LS |
JESD-30 code | R-GDIP-T14 |
JESD-609 code | e0 |
length | 19.43 mm |
Logic integrated circuit type | AND-OR-INVERT GATE |
MaximumI(ol) | 0.004 A |
Number of functions | 1 |
Number of entries | 8 |
Number of terminals | 14 |
Maximum operating temperature | 125 °C |
Minimum operating temperature | -55 °C |
Package body material | CERAMIC, GLASS-SEALED |
encapsulated code | DIP |
Encapsulate equivalent code | DIP14,.3 |
Package shape | RECTANGULAR |
Package form | IN-LINE |
Peak Reflow Temperature (Celsius) | NOT SPECIFIED |
power supply | 5 V |
Maximum supply current (ICC) | 1.3 mA |
Prop。Delay @ Nom-Su | 15 ns |
propagation delay (tpd) | 15 ns |
Certification status | Not Qualified |
Schmitt trigger | NO |
Maximum seat height | 5.08 mm |
Maximum supply voltage (Vsup) | 5.5 V |
Minimum supply voltage (Vsup) | 4.5 V |
Nominal supply voltage (Vsup) | 5 V |
surface mount | NO |
technology | TTL |
Temperature level | MILITARY |
Terminal surface | Tin/Lead (Sn/Pb) |
Terminal form | THROUGH-HOLE |
Terminal pitch | 2.54 mm |
Terminal location | DUAL |
Maximum time at peak reflow temperature | NOT SPECIFIED |
width | 7.62 mm |
DM54LS55J | DM54LS55 | DM54LS55J14A | DM54LS55W | DM54LS55W14B | DM74LS55 | DM74LS55M | DM74LS55M14A | DM74LS55N | DM74LS55N14A | |
---|---|---|---|---|---|---|---|---|---|---|
Description | 2-Wide, 4-Input AND-OR-INVERT Gate | 2-Wide, 4-Input AND-OR-INVERT Gate | 2-Wide, 4-Input AND-OR-INVERT Gate | 2-Wide, 4-Input AND-OR-INVERT Gate | 2-Wide, 4-Input AND-OR-INVERT Gate | 2-Wide, 4-Input AND-OR-INVERT Gate | 2-Wide, 4-Input AND-OR-INVERT Gate | 2-Wide, 4-Input AND-OR-INVERT Gate | 2-Wide, 4-Input AND-OR-INVERT Gate | 2-Wide, 4-Input AND-OR-INVERT Gate |