530FC930M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530FC930M000DG

530FC930M000DG: DescriptionLVDS Output Clock Oscillator, 930MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530FC930M000DG Overview

LVDS Output Clock Oscillator, 930MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530FC930M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknow
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	930 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Uninterruptible power supply circuit diagram composed of MIC5158

Use low operating voltage relays for mains circuits a

Extended dot or strip scale measuring instrument circuit diagram

Motorcycle voltage regulator to prevent battery overcharging

555 gradual sound sleep waker circuit

Receive decoding and display circuit

Application of servo motor in automatic control: Preface In recent years, it is obvious that people's living standards are improving day by day, and consumption is also rising. As awareness and demands for their own quality of life are constantly be...; 电机知多少 Motor Drive Control（Motor Control）

MSP430G2452 implements heart rate monitoring based on ECG: A heart rate monitoring solution based on the MSP430 LaunchPad Value Line Development Kit ( MSP-EXP430G2 ), which uses the MSP430G2xx microcontroller (MCU). The electrocardiogram (EKG) signal is sampl...; Aguilera Microcontroller MCU

【BLE 5.3 wireless MCU CH582】10. BLE broadcaster role: [i=s]This post was last edited by freeelectron on 2022-3-28 14:41[/i]Series of articles: 【BLE 5.3 wireless MCU CH582】1. Getting to know the CH582 development board (unboxing) 【BLE 5.3 wireless MCU CH5...; freeelectron Domestic Chip Exchange

Research report on the evaluation of the international competitiveness of China's electronic information industry: Research report on the evaluation of the international competitiveness of China's electronic information industryNews Publisher: Release Date: 2006-6-7 Viewed 83 times1. Research Background　　Over the ...; fighting Analog electronics

Complete Flash Recording in CCS v5: Environment: Win7 + CCS v5 + XDS100v2 emulator + TMS320CF2812 chip Programming method: Replace SRAM.cmd with FLASH.cmd. A common FLASH.cmd example for F2812 is: MEMORY { PAGE 0 :OTP: origin = 0x3D7800...; fish001 Microcontroller MCU

FAQ_ BlueNRG Series DTM Introduction: Author: Lucien KUANG, ST engineer Click to download the pdf document to view:Keywords: DTM, BlueNRGQuestion: Customers often ask me how to use your DTM and what functions it has. ST engineer's answer:...; nmg ST - Low Power RF

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components