EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

501S41C150JP6Z

Description
CAPACITOR, CERAMIC, 500 V, C0G, 0.000015 uF, SURFACE MOUNT, 1210, CHIP
CategoryPassive components    capacitor   
File Size67KB,4 Pages
ManufacturerJohanson Dielectrics
Download Datasheet Parametric View All

501S41C150JP6Z Overview

CAPACITOR, CERAMIC, 500 V, C0G, 0.000015 uF, SURFACE MOUNT, 1210, CHIP

501S41C150JP6Z Parametric

Parameter NameAttribute value
MakerJohanson Dielectrics
package instruction, 1210
Reach Compliance Codeunknow
ECCN codeEAR99
capacitance0.000015 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
JESD-609 codee4
Manufacturer's serial numberNPO
Installation featuresSURFACE MOUNT
multi-layerN
negative tolerance5%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
method of packingTR, EMBOSSED, 5 INCH
positive tolerance5%
Rated (DC) voltage (URdc)500 V
size code1210
surface mountYES
Temperature characteristic codeC0G
Temperature Coefficient-/+30ppm/Cel ppm/°C
Terminal surfaceSILVER PALLADIUM
Terminal shapeWRAPAROUND
Goodbye 2019, hello 2020! Maker education has a long way to go
I have worked in electronics-related jobs before, and planned a programming maker training with my friends, but it never came to fruition. In my spare time, I played with blood glucose meters and POS ...
lidonglei1 Talking
Mir MYC-YT507 development board review: Development environment part 3: Qt tank game
Preface This article uses a popular tank game implemented in Qt to experience the Qt development process of this development board, focusing mainly on the convenience of setting up the development env...
qinyunti Domestic Chip Exchange
XMC4800 Review (Part 1)
[font=宋体][size=4] Well, actually the board has not arrived yet, so I can't try out Infineon's ethercat slave function. [/size][/font][font=宋体][size=4] I won't describe ethercat here, and I don't reall...
RCSN Industrial Control Electronics
FPGA Development Guide - Timing Constraints
...
至芯科技FPGA大牛 FPGA/CPLD
Resistor Programmable Oscillator
Building a clock should be one of the simplest engineering design tasks, unless you need it to be small, stable, and adjustable.   Some traditional approaches require a 555-type timer, or a comparator...
fighting FPGA/CPLD
BYD e6 battery pack battery management system
[i=s]This post was last edited by qwqwqw2088 on 2019-4-1 20:39[/i] [size=4]1. BYD e6 electric vehicle battery pack[/size] [size=4] The e6 electric vehicle uses lithium iron phosphate battery, also kno...
qwqwqw2088 Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号