EEWORLDEEWORLDEEWORLD

Part Number

Search

SP2-010-H23/2-96/11B

Description
Board Connector, 10 Contact(s), 2 Row(s), Male, Straight, 0.05 inch Pitch, Surface Mount Terminal, Locking, Black Insulator, Receptacle
CategoryThe connector    The connector   
File Size287KB,1 Pages
ManufacturerE-tec Interconnect Ltd.
Environmental Compliance
Download Datasheet Parametric View All

SP2-010-H23/2-96/11B Overview

Board Connector, 10 Contact(s), 2 Row(s), Male, Straight, 0.05 inch Pitch, Surface Mount Terminal, Locking, Black Insulator, Receptacle

SP2-010-H23/2-96/11B Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerE-tec Interconnect Ltd.
Reach Compliance Codecompli
body width0.134 inch
subject depth0.2 inch
body length0.25 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact to complete cooperationAU
Contact completed and terminatedTin (Sn)
Contact point genderMALE
Contact materialBRASS
contact modeRECTANGULAR
Contact resistance20 mΩ
Contact styleSQ PIN-SKT
Dielectric withstand voltage500VAC V
Insulation resistance1000000000 Ω
Insulator colorBLACK
insulator materialNYLON
JESD-609 codee3
Manufacturer's serial numberSP2
Plug contact pitch0.05 inch
Match contact row spacing0.05 inch
Installation option 1LOCKING
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
Maximum operating temperature105 °C
Minimum operating temperature-40 °C
PCB contact patternRECTANGULAR
PCB contact row spacing3.9116 mm
Plating thickness10u inch
Rated current (signal)1 A
GuidelineUL
reliabilityCOMMERCIAL
Terminal pitch1.27 mm
Termination typeSURFACE MOUNT
Total number of contacts10
No. of
Pins
004
006
008
010
012
014
016
018
020
022
024
026
028
030
032
034
036
038
040
042
044
046
048
050
052
054
056
058
060
062
064
066
068
070
072
074
076
078
080
082
084
086
088
090
092
094
096
098
100
Dimension(mm)
L1
1.27
2.54
3.81
5.08
6.35
7.62
8.89
10.16
11.43
12.70
13.97
15.24
16.51
17.78
19.05
20.32
21.59
22.86
24.13
25.40
26.67
27.94
29.21
30.48
31.75
33.02
34.29
35.56
36.83
38.10
39.37
40.64
41.91
43.18
44.45
45.72
46.99
48.26
49.53
50.80
52.07
53.34
54.61
55.88
57.15
58.42
59.69
60.96
62.23
L2
2.54
3.81
5.08
6.35
7.62
8.89
10.16
11.43
12.70
13.97
15.24
16.51
17.78
19.05
20.32
21.59
22.86
24.13
25.40
26.67
27.94
29.21
30.48
31.75
33.02
34.29
35.56
36.83
38.10
39.37
40.64
41.91
43.18
44.45
45.72
46.99
48.26
49.53
50.80
52.07
53.34
54.61
55.88
57.15
58.42
59.69
60.96
62.23
63.50
2.54
3.81
5.08
6.35
7.62
8.89
10.16
11.43
12.70
13.97
15.24
16.51
17.78
19.05
20.32
21.59
22.86
24.13
25.40
26.67
27.94
29.21
30.48
31.75
33.02
34.29
35.56
36.83
38.10
39.37
40.64
41.91
43.18
44.45
45.72
46.99
48.26
49.53
50.80
52.07
53.34
54.61
55.88
57.15
58.42
59.69
60.96
L3
Pin
Code
21/9
22/9
21/1
22/8
22/3
23/2
21/2
22/5
21/0
22/0
22/2
21/8
22/4
23/0
Dim."A" Dim."B"
Pin
Dim.A
(mm)
(mm)
Code
(mm)
4.10
2.90
21/3
5.60
5.20
3.80
21/7
4.00
3.00
4.00
21/5
3.00
1.50
4.40
21/4
3.80
5.00
4.50
22/1
5.10
5.08
5.08
22/6
3.00
3.00
5.50
23/1
5.00
6.00
5.50
22/7
3.00
3.00
6.00
21/6
3.00
3.00
7.00
4.70
7.10
4.80
7.50
4.00
7.50
6.10
7.50
Other dimensions on request
Dim.B
(mm)
8.00
8.30
9.00
9.65
10.20
11.50
13.00
14.00
16.00
Share: How to reduce EMI and shrink power supply size with integrated active EMI filters
Design engineers working on low electromagnetic interference (EMI) applications are often faced with two major challenges when designing: how to reduce the EMI in the design while reducing the size of...
qwqwqw2088 Analogue and Mixed Signal
Calculation and setting of baud rate of msp430 microcontroller
By setting three registers related to the baud rate, namely the baud rate integer UxBR1, UxBR0, and the baud rate trim register UxMCTL, the baud rate control parameters are calculated using the follow...
Aguilera Microcontroller MCU
What is this device and what does it do?
...
lemon0809 Analog electronics
NeoPixel NanoRing
使用 [url=https://www.adafruit.com/product/3501]Adafruit Gemma M0[/url] 和 [url=https://www.adafruit.com/product/3484]Nano RGB LEDs[/url] 制作的指环[img=600,338]https://cdn-blog.adafruit.com/uploads/2019/01/a...
dcexpert MicroPython Open Source section
How to optimize the area of FPGA design
1. When the speed requirement is not very high, we can design the pipeline in an iterative form to reuse the resources with the same FPGA function.2. When the control logic is smaller than the shared ...
zxopenljx EE_FPGA Learning Park
LED screen blanking technology
Please explain the blanking technology of LED screen in detail! Also the formation process of open cross and short caterpillar! How does the driver IC solve the above phenomenon?...
夜舞曲 LED Zone

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号