SDF120JAAVGU1Z datasheet, PDF - EEWORLD Datasheet

SDF120JAAVGU1Z: DescriptionPower Field-Effect Transistor, 9.2A I(D), 100V, 0.27ohm, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, TO-254AA, TO-254, 3 PIN; CategoryDiscrete semiconductor The transistor; File Size68KB，1 Pages; ManufacturerSolitron Devices Inc.

Download Datasheet Parametric View All

SDF120JAAVGU1Z Overview

Power Field-Effect Transistor, 9.2A I(D), 100V, 0.27ohm, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, TO-254AA, TO-254, 3 PIN

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Solitron Devices Inc.
Parts packaging code	TO-254AA
package instruction	FLANGE MOUNT, S-MSFM-P3
Contacts	3
Reach Compliance Code	unknow
ECCN code	EAR99
Other features	CUSTOM BENT LEAD OPTIONS ARE AVAILABLE
Configuration	SINGLE WITH BUILT-IN DIODE
Minimum drain-source breakdown voltage	100 V
Maximum drain current (ID)	9.2 A
Maximum drain-source on-resistance	0.27 Ω
FET technology	METAL-OXIDE SEMICONDUCTOR
JEDEC-95 code	TO-254AA
JESD-30 code	S-MSFM-P3
Number of components	1
Number of terminals	3
Operating mode	ENHANCEMENT MODE
Maximum operating temperature	150 °C
Package body material	METAL
Package shape	SQUARE
Package form	FLANGE MOUNT
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Polarity/channel type	N-CHANNEL
Maximum power consumption environment	50 W
Maximum pulsed drain current (IDM)	37 A
Certification status	Not Qualified
surface mount	NO
Terminal form	PIN/PEG
Terminal location	SINGLE
Maximum time at peak reflow temperature	NOT SPECIFIED
Transistor component materials	SILICON
Maximum off time (toff)	71 ns
Maximum opening time (tons)	77 ns

I would like to ask which manufacturers produce unipolar TMR tunneling effect switches. I only found MDT, and Magne does not have unipolar ones.: I would like to ask which manufacturers produce single-pole TMR switches. I only found MDT, and Magne does not have single-pole ones....; 一沙一世 Sensor

Altium16.1 manufacturing output IPC-2581 and odb++ formats are not working: Altium16.1 manufacturing output IPC-2581 and odb++ formats are not possible.Both formats prompt this error, how to solve it?...; xy598646744 PCB Design

Three Key Points to Successfully Solving FPGA Design Timing Problems: Three Key Points to Successfully Solving FPGA Design Timing Problems...; zxopenljx EE_FPGA Learning Park

[CY8CKIT-149 PSoC 4100S Review] + Software Installation and Program Download: [i=s]This post was last edited by DDZZ669 on 2018-11-21 18:19[/i] [md]## Software Installation According to the [CY8CKIT-149 User Manual]([url=https://en.eeworld.com/bbs/forum.php?mod=attachment&aid=M...; DDZZ669 MCU

[Project source code] Modify waveform display color based on FPGA Modelsim: This article and design code were written by FPGA enthusiast Xiao Meige. Without the author's permission, this article is only allowed to be copied and reproduced on online forums, and the original au...; 小梅哥 Altera SoC

Custom IP core: In libero soc 11.8, when I customize IP cores, i.e. blocks, I encounter confusions: 1. After encapsulating a module without parameters into a block, I can instantiate, synthesize, and simulate normall...; teleagle FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components