EW-34-16-T-Q-400 datasheet, PDF

Datasheet> All Categories > The connector> The connector> EW-34-16-T-Q-400

EW-34-16-T-Q-400: DescriptionBoard Stacking Connector, 68 Contact(s), 2 Row(s), Male, Straight, Solder Terminal, ROHS COMPLIANT; CategoryThe connector The connector; File Size1MB，1 Pages; ManufacturerSAMTEC; Websitehttp://www.samtec.com/; Environmental Compliance

Download Datasheet Parametric View All

EW-34-16-T-Q-400 Overview

Board Stacking Connector, 68 Contact(s), 2 Row(s), Male, Straight, Solder Terminal, ROHS COMPLIANT

EW-34-16-T-Q-400 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	SAMTEC
package instruction	ROHS COMPLIANT
Reach Compliance Code	compli
ECCN code	EAR99
body width	0.296 inch
subject depth	0.4 inch
body length	3.4 inch
Connector type	BOARD STACKING CONNECTOR
Contact to complete cooperation	MATTE TIN OVER NICKEL (50)
Contact completed and terminated	MATTE TIN OVER NICKEL (50)
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
DIN compliance	NO
Filter function	NO
IEC compliance	NO
Insulator color	BLACK
insulator material	GLASS FILLED POLYESTER
JESD-609 code	e3
MIL compliance	NO
Manufacturer's serial number	EW
Plug contact pitch	0.1 inch
Plug information	MULTIPLE MATING PARTS AVAILABLE
Mixed contacts	NO
Installation method	STRAIGHT
Installation type	BOARD
PCB row number	2
Number of rows loaded	2
Options	GENERAL PURPOSE
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	68

Preview

Download Datasheet

View All

F-209-1

ZW–06–10–G–T–450–230

HW–14–08–G–S–400–100

DW–12–12–L–Q–400

Through

T/H

Hole

BOARD STACKER

TYPE

STRIP

NO. PINS

PER ROW

LEAD

STYLE

PLATING

OPTION

DW, EW, ZW

& HW SERIES

ROW

OPTION

STACKER

HEIGHT

OTHER

OPTIONS

Mates with:

SSW, SSQ, ESW, ESQ,

CES, SLW, BSW, BCS,

SSM, IDSS, IDSD, HLE

SPECIFICATIONS

For complete speciﬁcations

see www.samtec.com?DW,

www.samtec.com?EW or

www.samtec.com?ZW

–S

= (2,79mm)

.110" Tail

Specify LEAD STYLE

from chart

LEAD

STYLE

POST

(0,00).000

MIN

= Single

Row

–“XXX”

= Stacker

Height

–“XXX”

= ZW or HW

Tail Length

DW, EW, ZW

Insulator Material:

Black Glass

Filled Polyester

Terminal Material:

Phosphor Bronze

Plating:

Au or Sn over

50µ" (1,27µm) Ni

Operating Temp Range:

-55°C to +125°C with Gold

-55°C to +105°C with Tin

RoHS Compliant:

Yes

OAL

(10,92).430

(13,46).530

(18,54) .730

(21,08) .830

(23,62) .930

(26,16) 1.030

(31,24) 1.230

(36,32) 1.430

(16,00) .630

(11,30) .445

(12,19) .480

(33,78) 1.330

(28,70) 1.130

–D

= Double

Row

STACKER

HEIGHT

(5,08)

.200

MIN

(2,79)

.110

OVERALL

LENGTH

STACKER

HEIGHT

= (8,38mm)

.330" Tail

(OAL)

Processing:

Lead–Free Solderable:

Wave Only

TAIL

(1,40) .055

MIN

SPECIFICATIONS

For complete speciﬁcations

see www.samtec.com?HW

(8,38)

.330

– 07

– 08

– 09

–10

–11

–12

–13

–14

–15

–16

–17

–19

– 20

–T

= Triple

Row

ZW or

HW TAIL

LENGTH

(1,40)

.055

MIN

–Q

= Double

Row .200"

(5,08mm)

row space

–LL

= Locking

Lead

(Shortest

dimension

between the

tail and the

post is the

end that will

be crimped.

Available

on tails from

(2,29) .090" to

(7,87) .310"

only.)

Single row, 01

& 02 positions

& –Q row not

available

Same as ZW except:

Insulator Material:

Natural Liquid

Crystal Polymer

RoHS Compliant:

Yes

= Custom Tail

01 thru 50

(2.54) .100 x

No. of Positions

(2.54)

.100

(5,08)

.200

100

(2.54)

.100

(7,52)

.296

148

150

(5,08)

.200

–F

= Gold ﬂash on contact,

Matte Tin on tail

Processing:

Max Processing Temp:

230°C for 60 seconds, or

260°C for 20 seconds 3x

Lead–Free Solderable:

Yes

–S

–D

–L

= 10µ" (0,25µm) Gold on contact

area of longer tail,

Matte Tin on tail

‘‘XXX’’

= Polarized

Specify omitted

pin position

B o a rd

S t a ck i n g

SO C KE T

PR O FI LE

PO ST

BO A RD

SP A C E

TAIL

LENGTH

–G

= 10µ" (0,25µm) Gold on contact

area of longer tail,

Gold ﬂash on balance

= High Temp

Custom Tail

–T

or –Q*

= Same as

-T except

middle

row

of pins

missing.

–Q*

–T

Matte Tin

Note:

Other Gold plating options available.

Contact Samtec.

O V ER A LL

TH RU H O

PI N

(O A L)

ST A C KE R

H EI G H T

(2.54)

.100

(2.54)

.100

TA IL

TAIL

LENGTH

(0,64) .025 SQ TYP

WWW.SAMTEC.COM

Recommended Resources

DC motor armature connected in series with resistor to start energy-consuming braking one-way operation circuit 3

Analog limiter circuit diagram

Simple pulse width modulator circuit

Model A5347 Smoke Detector - Block Diagram

555 additional circuit for measuring voltage with frequency meter

A JFET-MOSFET headphone amplifier with excellent performance

(FPGA Experiment 5): Verilog HDL language digital tube clock (hours, minutes, seconds): [i=s] This post was last edited by bqgup on 2019-4-26 19:51 [/i] [postbg]3.jpg[/postbg][font=黑体][size=5]Digital tube clock written in Verilog HDL language[/size][/font][font=黑体][size=5] [/size][/font]...; bqgup Innovation Lab

ADI amplifier design practice 125 questions and answers, sharing materials: ADI amplifier design practice 125 questions and answers, sharing materials...; 勤奋 ADI Reference Circuit

Link error for MSP-EXP430F5438_User_Expertience: We purchased several M430F5438A development boards and hope to develop FFT. However, when using the MSP-EXP430F5438 _User_Expertience (slac2271) provided by TI, the link error is as follows: “ Linking...; fish001 Microcontroller MCU

Interchangeable ESP12-E cards: Imagine being able to change your project MCU card according to your needs, almost like upgrading your computerhttps://www.hackster.io/MakerIoT2020/interchangeable-esp12-e-card-074268...; dcexpert MicroPython Open Source section

Several Problems on Logarithmic Operation Circuit: Why can't the internal resistance of a diode be ignored when the current is large? According to 1/rbe being approximately equal to Id/Ut, shouldn't the internal resistance be smaller when the current ...; msddw Analog electronics

Which side is the high bit after the bit concatenation operator is completed?: Which side is the high bit after the bit concatenation operator is completed? As the title: read_en_dly = 3'd0; read_en = 1'b1; read_en_dly = {read_en_dly[1:0],read_en}; After the above three statemen...; 1nnocent EE_FPGA Learning Park

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components