SGDNCA-16.384 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> SGDNCA-16.384

SGDNCA-16.384: DescriptionCMOS/TTL Output Clock Oscillator, 1.024MHz Min, 65.54MHz Max, 16.384MHz Nom,; CategoryPassive components oscillator; File Size142KB，6 Pages; ManufacturerMicrosemi; Websitehttps://www.microsemi.com; Environmental Compliance

Download Datasheet Parametric View All

SGDNCA-16.384 Overview

CMOS/TTL Output Clock Oscillator, 1.024MHz Min, 65.54MHz Max, 16.384MHz Nom,

SGDNCA-16.384 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Microsemi
Reach Compliance Code	compli
Maximum control voltage	3 V
Minimum control voltage	0.3 V
maximum descent time	5 ns
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	80 ppm
frequency stability	80%
JESD-609 code	e4
Installation features	SURFACE MOUNT
Number of terminals	6
Maximum operating frequency	65.54 MHz
Minimum operating frequency	1.024 MHz
Nominal operating frequency	16.384 MHz
Maximum operating temperature	70 °C
Minimum operating temperature
Oscillator type	CMOS/TTL
Output load	5 TTL
Package body material	METAL
Encapsulate equivalent code	GWDIP6,.4
physical size	8.51mm x 7.87mm x 3.3mm
power supply	3.3 V
Certification status	Not Qualified
longest rise time	5 ns
Maximum slew rate	14 mA
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	45/55 %
Terminal surface	Gold/Nickel (Au/Ni)

Preview

Download Datasheet

View All

S-Type

Voltage Controlled Crystal Oscillator

Features

•

Output Frequencies to 65.536MHz

•

5 or 3.3 Vdc operation

•

Tri-State Output

•

Low jitter < 6pS rms (for freq >12MHz)

•

VCXO with CMOS outputs

•

0/70 or –40/85

°C

temperature range

•

Hermetically sealed ceramic SMD package

The S-Type Voltage Controlled Crystal

Oscillator

Output

Buffer /

Tri State

Product is free of lead and compliant to EC RoHS

Directive

Applications

•

SONET/SDH

•

xDSL

•

Digital Video

ESD Diodes

•

Low jitter PLL’s

Input

Buffer

Block Diagram

Description

The VI S-Type Voltage Controlled Crystal

Oscillator (VCXO) is a quartz stabilized square

wave generator with a CMOS output and is

tested at CMOS (3.3 and 5V operation) and TTL

(5 V operation) logic levels. Devices are tested

for absolute pull range (APR) and start-up over

the operating temperature range which insures

the performance and reliability.

Figure 1

Vectron International 267 Lowell Rd, Hudson NH 03051

Tel:1-88-VECTRON-1

e-mail: vectron@vectron.com

S-Type Voltage Controlled Crystal Oscillator

Qualification Conformance

The S-Type has undergone the following Mil-Std qualification.

Table 3. Environmental Compliance

Parameter

Mechanical Shock

Mechanical Vibration

Solderability

Gross and Fine Leak

Resistance to Solvents

Conditions

MIL-STD-883C 2002.3, TEST B

MIL-STD-883C 2007.1, TEST C

MIL-STD-883C 2003.5

MIL-STD-883C 1014.7, 100% Tested

MIL-STD-883C 2016

Handling Precautions

Although ESD protection circuitrry has been designed into the the S-Type, proper precautions should be

taken when handling and mounting. VI employs a human body model and a charged-device model (CDM)

for ESD susceptibility testing and design protection evaluation. ESD thresholds are dependent on the

circuit parameters used to define the model. Although no industry wide standard has been adopted for the

CDM, a standard HBM of resistance=1.5Kohms and capacitance = 100pF is widely used and Therefore

can be used for comparison purposes.

Table 4. ESD Ratings

Model

Human Body Model

Charged Device Model

Minimum

1500 V (Mil-STD-883D, Method 3015, Class 1)

1500 V

Absolute Pull Range (APR) Specification

The frequency deviation of the S-Type VCXO is specified in terms of Absolute Pull Range (APR). APR

provides the user with a guaranteed specification for minimum available frequency deviation over all

operating conditions. Operating conditions include operating temperature range, power supply variation,

differences in output loading and changes due to aging.

An S-Type VCXO with an APR of +/-50 ppm will track a +/-50 ppm reference source over all

operating conditions. The same device will typically demonstrate a Total Pull capability of 150 to

350 ppm.

Absolute Pull Range (APR) is specified by the fourth character of the product code in Table 6.

Please see Vectron’s web site,

www.vectron.com,

for the APR Application Note.

Oscillator Aging

Quartz stabilized oscillators typically exhibit a small shift in output frequency during aging. The major

factors which lead to this shift are changes in the mechanical stress on the crystal and mass-loading of

foreign material on the crystal.

As the oscillator ages, relaxation of the crystal mounting stress or transfer of environmental stress

through the package to the crystal mounting arrangement can lead to frequency variations. VI has

minimized these two effects through the use of a miniature AT-Cut strip resonator crystal which allows a

superior mounting arrangement and results in minimal relaxation and almost negligible environmental

stress transfer.

Vectron International 267 Lowell Rd, Hudson NH 03051

Tel:1-88-VECTRON-1

e-mail: vectron@vectron.com

Recommended Resources

175MHz high frequency power amplifier circuit composed of field effect transistors

Step-down DC-DC converter circuit diagram (c)

Backup power control circuit diagram

MPX5100 LCD pressure gauge circuit

Two types of light-controlled relay circuit diagrams

Three-phase motor winding reverse connection inspection circuit

Record - Implementing USB virtual serial port on STM32 based on RTT: I will record the process of implementing the USB virtual serial port on the Zhengdian Atom F429 Apollo development board, hoping to help others who want to learn USB.First, I updated the source code ...; Fillmore Embedded System

02_Using Quartus II Timequest Timing Analyzer Constraint Analysis Design.zip: 02_Using Quartus II Timequest Timing Analyzer Constraint Analysis Design.zip...; 雷北城 FPGA/CPLD

UCS clock system of MSP430F6638: Five clock sources and three clock signals 【Note】DCOCLKDIV clock is obtained by dividing DCOCLK...; 火辣西米秀 Microcontroller MCU

Playing with Zynq Serial 48——[ex67] Vivado FFT and IFFT IP core application examples: 1 About Fourier TransformThe Fourier transform is such a magical transform, its basic principles and applications are everywhere in textbooks and on the Internet, so I will not go into details here to...; ove学习使我快乐 FPGA/CPLD

How to distinguish between voltage series negative feedback circuit and current series negative feedback circuit: The negative feedback amplifier circuit can be divided into voltage feedback and current feedback from the sampling method of the output end, and can be divided into series feedback and parallel feedb...; Jacktang Analogue and Mixed Signal

For DSP beginners: easy to get started, fast to master: With the development of 3G technology, the processor speed is required to be higher and smaller, and the development of DSP can just meet this development requirement. Because other traditional proces...; lydia1129 DSP and ARM Processors

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components