EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

CDR32BX822BMYS

Description
Ceramic Capacitor, Multilayer, Ceramic, 100V, 20% +Tol, 20% -Tol, BX, 15% TC, 0.0082uF, Surface Mount, 1206, CHIP
CategoryPassive components    capacitor   
File Size46KB,4 Pages
ManufacturerAVX
Download Datasheet Parametric View All

CDR32BX822BMYS Overview

Ceramic Capacitor, Multilayer, Ceramic, 100V, 20% +Tol, 20% -Tol, BX, 15% TC, 0.0082uF, Surface Mount, 1206, CHIP

CDR32BX822BMYS Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerAVX
package instruction, 1206
Reach Compliance Codecompli
ECCN codeEAR99
capacitance0.0082 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high1.3 mm
JESD-609 codee3
length3.2 mm
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance20%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
Package formSMT
method of packingBULK
positive tolerance20%
Rated (DC) voltage (URdc)100 V
GuidelineMIL-PRF-55681/8
size code1206
surface mountYES
Temperature characteristic codeBX
Temperature Coefficient15% ppm/°C
Terminal surfaceTin (Sn)
Terminal shapeWRAPAROUND
width1.6 mm
Lead Angle/Conduction Angle of Brushless DC Motor
Author: Garrick Dai In the control of brushless DC motors (BLDC), Lead Angle is often used, whether for sensored or sensorless motors. Because the motor coil is an inductive load, the current in the c...
alan000345 TI Technology Forum
Last day of auction: FRDM mini shield September 27th 12:00-September 28th 11:59
[size=4][color=#ff0000][b]Bidding dynamics: [/b][/color][/size][url=https://home.eeworld.com.cn/space-uid-350640.html]stormbreaker[/url] [size=4][color=#ff0000][b] 1000 core coins[/b][/color][/size] [...
okhxyyo Talking
FIR filter design based on FPGA (source code download attached)
[b][color=rgb(51, 51, 51)][font=宋体][size=14pt]1.1 [/size][/font][/color][b][color=rgb(51, 51, 51)][font=宋体][size=14pt]Top-level interface[/size][/font][/color][/b][/b]Full source code and full article...
njiggih FPGA/CPLD
About the Japanese
( 1) Four surgeons sat around and talked about what kind of people they liked to operate on. The first doctor said, "I like to operate on librarians the most. When you open their bodies, everything is...
890 Talking
The timing relationship between voltage and current lead and lag
[table=98%,rgb(222, 240, 251)] [tr][td]https://mp.weixin.qq.com/s?__biz=MjM5MTg2OTg4Nw==&mid=2655926987&idx=2&sn=2df53cbeae440ec319dad1d3658d3112&chksm=bd14641b8a63ed0dc6258c171b5f4ba58afbec6e302eb4d0...
QWE4562009 Integrated technical exchanges
NE555 Internal Structure
Internal structure diagram of 555 timerHD pictures...
dcexpert MicroPython Open Source section

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号