AM3090-70/BZC datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Programmable logic devices> Programmable logic> AM3090-70/BZC

AM3090-70/BZC: DescriptionField Programmable Gate Array, 320 CLBs, 9000 Gates, 70MHz, 320-Cell, CMOS, CPGA175, PGA-175; CategoryProgrammable logic devices Programmable logic; File Size636KB，16 Pages; ManufacturerAMD; Websitehttp://www.amd.com

Download Datasheet Parametric Compare View All

AM3090-70/BZC Overview

Field Programmable Gate Array, 320 CLBs, 9000 Gates, 70MHz, 320-Cell, CMOS, CPGA175, PGA-175

AM3090-70/BZC Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	AMD
Parts packaging code	PGA
package instruction	PGA, PGA175,16X16
Contacts	175
Reach Compliance Code	unknown
ECCN code	3A001.A.2.C
maximum clock frequency	70 MHz
JESD-30 code	S-CPGA-P175
JESD-609 code	e0
Configurable number of logic blocks	320
Equivalent number of gates	9000
Number of entries	144
Number of logical units	320
Output times	144
Number of terminals	175
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
organize	320 CLBS, 9000 GATES
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	PGA
Encapsulate equivalent code	PGA175,16X16
Package shape	SQUARE
Package form	GRID ARRAY
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
Certification status	Not Qualified
Filter level	38535Q/M;38534H;883B
Nominal supply voltage	5 V
surface mount	NO
technology	CMOS
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	PIN/PEG
Terminal pitch	2.54 mm
Terminal location	PERPENDICULAR
Maximum time at peak reflow temperature	NOT SPECIFIED

AM3090-70/BZC Related Products

	AM3090-70/BZC	AM3064-50/BZC	AM3030-50/BZC	AM3042-50/BZC	AM3042-70/BZC	AM3030-70/BZC	AM3020-50/BZC	AM3020-70/BZC	AM3064-70/BZC	AM3090-50/BZC
Description	Field Programmable Gate Array, 320 CLBs, 9000 Gates, 70MHz, 320-Cell, CMOS, CPGA175, PGA-175	Field Programmable Gate Array, 224 CLBs, 6400 Gates, 50MHz, 224-Cell, CMOS, CPGA132, PGA-132	Field Programmable Gate Array, 100 CLBs, 3000 Gates, 50MHz, 100-Cell, CMOS, CPGA84, PGA-84	Field Programmable Gate Array, 144 CLBs, 4200 Gates, 50MHz, 144-Cell, CMOS, CPGA132, PGA-132	Field Programmable Gate Array, 144 CLBs, 4200 Gates, 70MHz, CMOS, CPGA132, PGA-132	Field Programmable Gate Array, 100 CLBs, 3000 Gates, 70MHz, 100-Cell, CMOS, CPGA84, PGA-84	Field Programmable Gate Array, 64 CLBs, 2000 Gates, 50MHz, 64-Cell, CMOS, CPGA84, PGA-84	Field Programmable Gate Array, 64 CLBs, 2000 Gates, 70MHz, 64-Cell, CMOS, CPGA84, PGA-84	Field Programmable Gate Array, 224 CLBs, 6400 Gates, 70MHz, 224-Cell, CMOS, CPGA132, PGA-132	Field Programmable Gate Array, 320 CLBs, 9000 Gates, 50MHz, 320-Cell, CMOS, CPGA175, PGA-175
Parts packaging code	PGA	PGA	PGA	PGA	PGA	PGA	PGA	PGA	PGA	PGA
package instruction	PGA, PGA175,16X16	PGA, PGA132,14X14	PGA, PGA84M,11X11	PGA, PGA132,14X14	PGA,	PGA, PGA84M,11X11	PGA, PGA84M,11X11	PGA, PGA84M,11X11	PGA, PGA132,14X14	PGA, PGA175,16X16
Contacts	175	132	84	132	132	84	84	84	132	175
Reach Compliance Code	unknown	unknow	unknown	unknown	unknown	unknown	unknown	unknown	unknown	unknown
ECCN code	3A001.A.2.C	3A001.A.2.C	3A001.A.2.C	3A001.A.2.C	3A001.A.2.C	3A001.A.2.C	3A001.A.2.C	3A001.A.2.C	3A001.A.2.C	3A001.A.2.C
maximum clock frequency	70 MHz	50 MHz	50 MHz	50 MHz	70 MHz	70 MHz	50 MHz	70 MHz	70 MHz	50 MHz
JESD-30 code	S-CPGA-P175	S-CPGA-P132	S-CPGA-P84	S-CPGA-P132	S-CPGA-P132	S-CPGA-P84	S-CPGA-P84	S-CPGA-P84	S-CPGA-P132	S-CPGA-P175
Configurable number of logic blocks	320	224	100	144	144	100	64	64	224	320
Equivalent number of gates	9000	6400	3000	4200	4200	3000	2000	2000	6400	9000
Number of terminals	175	132	84	132	132	84	84	84	132	175
Maximum operating temperature	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C
Minimum operating temperature	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C
organize	320 CLBS, 9000 GATES	224 CLBS, 6400 GATES	100 CLBS, 3000 GATES	144 CLBS, 4200 GATES	144 CLBS, 4200 GATES	100 CLBS, 3000 GATES	64 CLBS, 2000 GATES	64 CLBS, 2000 GATES	224 CLBS, 6400 GATES	320 CLBS, 9000 GATES
Package body material	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED
encapsulated code	PGA	PGA	PGA	PGA	PGA	PGA	PGA	PGA	PGA	PGA
Package shape	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE
Package form	GRID ARRAY	GRID ARRAY	GRID ARRAY	GRID ARRAY	GRID ARRAY	GRID ARRAY	GRID ARRAY	GRID ARRAY	GRID ARRAY	GRID ARRAY
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY	FIELD PROGRAMMABLE GATE ARRAY	FIELD PROGRAMMABLE GATE ARRAY	FIELD PROGRAMMABLE GATE ARRAY	FIELD PROGRAMMABLE GATE ARRAY	FIELD PROGRAMMABLE GATE ARRAY	FIELD PROGRAMMABLE GATE ARRAY	FIELD PROGRAMMABLE GATE ARRAY	FIELD PROGRAMMABLE GATE ARRAY	FIELD PROGRAMMABLE GATE ARRAY
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Nominal supply voltage	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	NO	NO	NO	NO	NO	NO	NO	NO	NO	NO
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY
Terminal form	PIN/PEG	PIN/PEG	PIN/PEG	PIN/PEG	PIN/PEG	PIN/PEG	PIN/PEG	PIN/PEG	PIN/PEG	PIN/PEG
Terminal pitch	2.54 mm	2.54 mm	2.54 mm	2.54 mm	2.54 mm	2.54 mm	2.54 mm	2.54 mm	2.54 mm	2.54 mm
Terminal location	PERPENDICULAR	PERPENDICULAR	PERPENDICULAR	PERPENDICULAR	PERPENDICULAR	PERPENDICULAR	PERPENDICULAR	PERPENDICULAR	PERPENDICULAR	PERPENDICULAR
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible	-	incompatible	incompatible	incompatible	incompatible	incompatible
Maker	AMD	-	AMD	AMD	AMD	AMD	AMD	-	AMD	AMD
JESD-609 code	e0	e0	e0	e0	-	e0	e0	e0	e0	e0
Number of entries	144	110	74	96	-	74	64	64	110	144
Number of logical units	320	224	100	144	-	100	64	64	224	320
Output times	144	110	74	96	-	74	64	64	110	144
Encapsulate equivalent code	PGA175,16X16	PGA132,14X14	PGA84M,11X11	PGA132,14X14	-	PGA84M,11X11	PGA84M,11X11	PGA84M,11X11	PGA132,14X14	PGA175,16X16
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	-	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
power supply	5 V	5 V	5 V	5 V	-	5 V	5 V	5 V	5 V	5 V
Filter level	38535Q/M;38534H;883B	38535Q/M;38534H;883B	38535Q/M;38534H;883B	38535Q/M;38534H;883B	-	38535Q/M;38534H;883B	38535Q/M;38534H;883B	38535Q/M;38534H;883B	38535Q/M;38534H;883B	38535Q/M;38534H;883B
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	-	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	-	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
length	-	37.084 mm	30.6705 mm	37.084 mm	37.084 mm	30.6705 mm	30.6705 mm	30.6705 mm	37.084 mm	-
Maximum seat height	-	4.953 mm	4.953 mm	4.953 mm	4.953 mm	4.953 mm	4.953 mm	4.953 mm	4.953 mm	-
width	-	37.084 mm	30.6705 mm	37.084 mm	37.084 mm	30.6705 mm	30.6705 mm	30.6705 mm	37.084 mm	-
Base Number Matches	-	1	1	1	1	1	1	1	-	-

Recommended Resources

TDA2010 power amplifier circuit diagram

NE555 audio speaker protector circuit diagram

Simple Thermostat Circuit

Zhenqi brand ZQ-95C mineralization, magnetization, water purification medical care fast automatic electric hot water bottle circuit diagram

Simple hardware encryption circuit for 8031 and 8039 microcontroller systems

Computer motherboard circuit diagram 815 2_08

2018 Toshiba PCIM Online Exhibition, all the information you need is here: [size=4][b]Event details >> [url=https://www.eeworld.com.cn/huodong/toshiba_2018PCIM/][color=#0000ff]With the arrival of hot summer, you can enjoy the 2018 Toshiba PCIM online exhibition without leavi...; EEWORLD社区 Power technology

MSP430 MCU Development Record (18): [b][color=#5E7384]This content is originally created by EEWORLD forum user [size=3]tiankai001[/size]. If you need to reprint or use it for commercial purposes, you must obtain the author's consent and...; tiankai001 Microcontroller MCU

TI C6000 DSP Basics: GPIO: 1. DSP structure (1) Harvard architecture: programs and data are stored in different memories, each of which is independently addressed and accessed.(2) Multi-stage pipeline: a DSP instruction (fetch,...; Jacktang DSP and ARM Processors

Multi-UART Expansion Based on IP Core and Its FPGA Implementation: Multi-UART Expansion Based on IP Core and Its FPGA Implementation...; zxopenljx FPGA/CPLD

PCB drawing issues: Do you add the component parameters to the right, or write them in the comment? You can select the same type of components and delete them at once (not display) The question is in the comment, how to ...; 呜呼哀哉 Analog electronics

Research on Hybrid Programming of TMS320C6000 DSP: TMS320C6xxx public instruction set:read/store instructions, arithmetic operation instructions, logic and bit operation instructions, move, jump (program transfer) and no operation instructions.Since e...; 灞波儿奔 DSP and ARM Processors

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components