EEWORLDEEWORLDEEWORLD

Part Number

Search

C1206X7R500-105KN6U

Description
Ceramic Capacitor, Multilayer, Ceramic, 50V, 10% +Tol, 10% -Tol, X7R, 15% TC, 1uF, Surface Mount, 1206, CHIP, ROHS COMPLIANT
CategoryPassive components    capacitor   
File Size638KB,14 Pages
ManufacturerVENKEL LTD
Environmental Compliance  
Download Datasheet Parametric View All

C1206X7R500-105KN6U Overview

Ceramic Capacitor, Multilayer, Ceramic, 50V, 10% +Tol, 10% -Tol, X7R, 15% TC, 1uF, Surface Mount, 1206, CHIP, ROHS COMPLIANT

C1206X7R500-105KN6U Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerVENKEL LTD
package instruction, 1206
Reach Compliance Codecompliant
ECCN codeEAR99
capacitance1 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high1.778 mm
JESD-609 codee3
length3.2 mm
Manufacturer's serial numberC1206
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance10%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
Package formSMT
method of packingTR, EMBOSSED, 13 INCH
positive tolerance10%
Rated (DC) voltage (URdc)50 V
seriesC
size code1206
surface mountYES
Temperature characteristic codeX7R
Temperature Coefficient15% ppm/°C
Terminal surfaceMatte Tin (Sn) - with Nickel (Ni) barrier
Terminal shapeWRAPAROUND
width1.6 mm
Ceramic Chip Capacitors
Multilayer chip capacitors have a low residual inductance, an excellent frequency
response and minimal stray capacitance since there are no leads. These characteristics
enable design to be very close to the theoretical values of the capacitors.
NP0/C0G:
15%
10%
5%
0%
-5%
-10%
-15%
-55°C
-25°C
0°C
SPECIFICATIONS:
Typical Capacitance Change vs. Temperature
OPERATING TEMPERATURE RANGE:
TEMPERATURE COEFFICIENT:
TEMPERATURE VOLTAGE COEFFICIENT:
DISSIPATION FACTOR:
INSULATION RESISTANCE:
AGEING:
WITHSTANDING VOLTAGE:
TEST PARAMETERS:
25°C
50°C
75°C
100°C
125°C
CAPACITANCE TOLERANCE:
OPERATING TEMPERATURE RANGE:
TEMPERATURE COEFFICIENT:
TEMPERATURE VOLTAGE COEFFICIENT:
DISSIPATION FACTOR:
-55°C to +125°C
0 ±30PPM/°C
0 ±30PPM/°C
0.1% MAX.
>1000 ohms F or 100 G ohms, whichever is less at 25°C, VDCW.
(The IR at 125°C is 10% of the value at 25°C)
None
>2.5 times VDCW
1MHz ± 100KHz at 1.0 ± 0.2 Vrms
100 pF, 25°C
1KHz ± 100Hz at 1.0 ± 0.2 Vrms > 100 pF, 25°C
B,C,D,F,G,J,K
-55°C to +125°C
0 ±15%∆°C MAX.
X7R not applicable
For 50 volts and 100 volts: 2.5% MAX.;
For 25 volts: 3.0% MAX.; For 16 volts: 3.5% MAX.;
For 10 volts: 5.0% MAX.; For 6.3 volts: 10% MAX.
For values > 10µF and voltages
10V, the D.F. is 10% MAX.
>1000 ohms F or 100 G ohms, whichever is less at 25°C, VDCW.
(The IR at 125°C is 10% of the value at 25°C)
2.5% per decade hour, typical
>2.5 times VDCW
1KHz ± 100Hz at 1.0 ± 0.2 Vrms > 100 pF, 25°C
J,K,M
-55°C to +85°C
0 ±15%∆°C MAX.
X5R not applicable
For 50 volts and 100 volts: 2.5% MAX.;
For 25 volts: 3.0% MAX.; For 16 volts: 3.5% MAX.;
For 10 volts: 5.0% MAX.; For 4.0 volts and 6.3 volts: 10% MAX.
For values > 10µF and voltages
10V, the D.F. is 10% MAX.
>1000 ohms F or 100 G ohms, whichever is less
at 25°C, VDCW. (10,000 ohms at 125°C)
2.5% per decade hour, typical
>2.5 times VDCW
1KHZ ± 100Hz at 1.0 ± 0.2 Vrms > 100 pF, 25°C
K,M
+10°C to +85°C
+22% - 56%∆°C MAX.
4.0% MAX.
>100 ohms F or 10 G ohms, whichever is less at 25°C, VDCW.
5% per decade hour, typical
>2.5 times VDCW
1KHz ± 100Hz at 0.5 ± 0.1 Vrms, 25°C
M,Z
X7R:
15%
10%
5%
0%
-5%
-10%
-15%
-55°C
-25°C
0°C
SPECIFICATIONS:
Typical Capacitance Change vs. Temperature
INSULATION RESISTANCE:
AGEING:
WITHSTANDING VOLTAGE:
TEST PARAMETERS:
*
CAPACITANCE TOLERANCE:
OPERATING TEMPERATURE RANGE:
TEMPERATURE COEFFICIENT:
TEMPERATURE VOLTAGE COEFFICIENT:
DISSIPATION FACTOR:
25°C
50°C
75°C
100°C
125°C
X5R:
15%
10%
5%
0%
-5%
-10%
-15%
-55°C
-25°C
0°C
SPECIFICATIONS:
Typical Capacitance Change vs. Temperature
INSULATION RESISTANCE:
AGEING:
WITHSTANDING VOLTAGE:
TEST PARAMETERS:
*
CAPACITANCE TOLERANCE:
OPERATING TEMPERATURE RANGE:
TEMPERATURE COEFFICIENT:
DISSIPATION FACTOR:
INSULATION RESISTANCE:
AGEING:
WITHSTANDING VOLTAGE:
TEST PARAMETERS:
CAPACITANCE TOLERANCE:
25°C
50°C
75°C
100°C
125°C
Z5U:
20%
0%
-20%
-40%
-60%
-80%
SPECIFICATIONS:
Typical Capacitance Change vs. Temperature
-55°C
-25°C
0°C
25°C
50°C
75°C
100°C
125°C
Y5V:
40%
20%
0%
-20%
-40%
-60%
-80%
-100%
-55°C
-25°C
0°C
SPECIFICATIONS:
Typical Capacitance Change vs. Temperature
OPERATING TEMPERATURE RANGE:
TEMPERATURE COEFFICIENT:
DISSIPATION FACTOR:
25°C
50°C
75°C
100°C
125°C
INSULATION RESISTANCE:
AGEING:
WITHSTANDING VOLTAGE:
TEST PARAMETERS:
*
CAPACITANCE TOLERANCE:
-30°C to +85°C
+22% - 82%∆°C MAX.
For 25 volts and 50 volts: 5% MAX.;
For 16 volts: 7% MAX.; For 10 volts: 9% MAX.;
For 6.3 volts: 11% MAX.
For higher Cap values > 10µF, the D.F. is 20% MAX.
>100 ohms F or 10 G ohms, whichever is less at 25°C, VDCW.
7% per decade hour, typical
>2.5 times VDCW
1KHz ± 100Hz at 1.0 ± 0.2 Vrms, 25°C
M,Z
*
6
All components in this section are RoHS compliant per the EU directives and definitions.
Test parameters for Hi-Caps: X7R, X5R and Y5V
1KHz ± 100Hz at 1.0 ± 0.2 Vrms
<
10uF (10 V min.)
1KHz ± 100Hz at 0.5 ± 0.1 Vrms
<
10uF (6.3V max.)
120Hz ± 24Hz at 0.5 ± 0.1 Vrms
10uF
CAN communication based on c5051f040
Is there any example code for c8051f040 CAN communication, preferably with comments, or some information about it? This is my first time to use CAN communication, so please give me some advice! !...
FBIII 51mcu
SPI Communication of DSP28335
Since the SPI chip select pin of DSP28335 can only be pulled high after more than 20us after sending, the IO port is used to simulate SPISTE. The timing diagram obtained is as follows (sending two AA ...
sudongpo2018 DSP and ARM Processors
[Creative Collection] MPS Exploration Camp "Serious Technology Play" | Unlock the infinite ways to play with lithium battery charging!
In every engineer's heart, there lives a tinkerer. If you haven't disassembled a few small electronic items, you'd be embarrassed to admit that you're an electronic engineer. After work, although you'...
EEWORLD社区 Power technology
[CH579M-R1] Problems encountered in ADC
[i=s]This post was last edited by yangjiaxu on 2020-12-27 23:41[/i]I feel that the recent progress has been a bit slow, and it should be accelerated in the near future. The recent epidemic may be a bi...
yangjiaxu Domestic Chip Exchange
To solve the problem of impedance continuity in PCB design, just read this article!
Everyone knows that impedance should be continuous. However, as Luo Yonghao said, "There are always times when you step on shit in life", and there are always times when impedance cannot be continuous...
ohahaha PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号