EEWORLDEEWORLDEEWORLD

Part Number

Search

W3HG2128M72AEF665F2MAG

Description
DDR DRAM Module, 256MX72, CMOS, ROHS COMPLIANT, DIMM-240
Categorystorage    storage   
File Size349KB,18 Pages
ManufacturerMicrosemi
Websitehttps://www.microsemi.com
Environmental Compliance
Download Datasheet Parametric View All

W3HG2128M72AEF665F2MAG Overview

DDR DRAM Module, 256MX72, CMOS, ROHS COMPLIANT, DIMM-240

W3HG2128M72AEF665F2MAG Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid1716446509
package instruction,
Reach Compliance Codeunknown
access modeMULTI BANK PAGE BURST
Other featuresAUTO/SELF REFRESH
JESD-30 codeR-XDMA-N240
JESD-609 codee4
memory density19327352832 bit
Memory IC TypeDDR DRAM MODULE
memory width72
Number of functions1
Number of ports1
Number of terminals240
word count268435456 words
character code256000000
Operating modeSYNCHRONOUS
Maximum operating temperature95 °C
Minimum operating temperature
organize256MX72
Package body materialUNSPECIFIED
Package shapeRECTANGULAR
Package formMICROELECTRONIC ASSEMBLY
Certification statusNot Qualified
self refreshYES
Maximum supply voltage (Vsup)1.9 V
Minimum supply voltage (Vsup)1.7 V
Nominal supply voltage (Vsup)1.8 V
surface mountNO
technologyCMOS
Temperature levelOTHER
Terminal surfaceGOLD
Terminal formNO LEAD
Terminal locationDUAL
White Electronic Designs
W3HG2128M72AEF-Fx
ADVANCED*
2GB – 2x128Mx72 DDR2 SDRAM FBDIMM, ECC
FEATURES
240-pin DDR2 fully buffered, dual in-line memory
module (FBDIMM) with ECC to detect and report
channel errors to the host memory controller.
Fast DDR2 DRAM data transfer rates: PC2-6400*,
PC2-5300, and PC2-4300
3.2 Gb/s and 4.0 Gb link transfer rates
High speed differential point-to-point link between
host memory controller and the AMB using serial,
dual-simplex bit lanes
• 10-pair southbound (data path to FBDIMM)
• 14-pair northbound (data path to FBDIMM)
Fault tolerant; can work around a bad bit lane in
each direction
High density scaling with up to 8 dual-rank modules
(288 DDR2 SDRAM devices) per channel
SMBus interface to AMB for configuration register
access.
In-band and out-bank command access
Deterministic protocol
• Enables memory controller to optimize DRAM
access for maximum performance
• Delivers precise control and repeatable memory
behavior
Automatic DDR2 SDRAM bus and channel
calibration
Transmitter de-emphasis to reduce ISI
MBIST and IBIST test functions
Transparent mode for DDR2 SDRAM test support
V
CC
= V
CCQ
= +1.8V for DDR2 SDRAM
V
REF
= 0.9V SDRAM C/A termination
V
CC
= 1.5V for advanced memory buffer (AMB)
Serial Presence Detect (SPD) with EEPROM
Gold edge contacts
Dual rank
RoHS
DESCRIPTION
The W3HG2128M72AEF is a 2x128Mx72 fully buffered
240-pin Double Data Rate 2 SDRAM memory module
based on 512Mb DDR2 SDRAM components. The module
consists of thirty six 128Mx4, in FBGA package and a AMB
mounted on a 240 pin FR4 substrate.
* This product is under development, is not qualified or characterized and is subject to
change or cancellation without notice.
NOTE: Consult factory for availability of:
• Vendor source control options
PERFORMANCE PARAMETERS
Speed Grade
665
534
Module Bandwidth
PC2-5300
PC2-4200
Peak Channel Throughput
8.0 GB/s
6.4 GB/s
Link Transfer Rate
4.0 GT/s
3.2 GT/s
Latency (CL-t
RCD
-t
RP
)
5-5-5
4-4-4
* Consult factory for availability
Note: JEDEC has not yet adopted a
nal FBDIMM standard
June 2007
Rev. 3
1
White Electronic Designs Corporation • (602) 437-1520 • www.whiteedc.com
Please help me analyze the circuit diagram
Can anyone help me analyze this circuit diagram?...
风中追风fzzf Analog electronics
Common filter circuits
1. C-type filter circuitWhen using a C-type filter circuit, the AC component in the signal is passed to the ground through a capacitor, so that the output signal retains more DC components. Generally ...
灞波儿奔 Analogue and Mixed Signal
[RVB2601 Creative Application Development] CDK installation problem
BG: CDK is installed on a virtual machine Win7. The system has only one C drive. A hard drive was added later and a new partition D was created. The following attempts were all fruitless. I am very fr...
shinykongcn XuanTie RISC-V Activity Zone
Summary of mmWave Radar issues
1. I feel that there are relatively few routines in IWR. Are there any other related routines available besides the routines in the labs folder in mmwave_industrial_toolbox? The industry toolbox conta...
qwqwqw2088 Analogue and Mixed Signal
Burning Flash Programs in TI DSP Development Board
[i=s]This post was last edited by Jacktang on 2020-5-3 16:58[/i]There are three ways to burn programs in FLASH memory: one is to download and burn through a programmer; the second is to burn through a...
Jacktang DSP and ARM Processors
#DailyGoodReading# Tell us about the good books you have read
Open a book in the boundless spring; open a book in the hot summer while staying in an air-conditioned room; open a book while sitting in a corner of the park in the rustling autumn breeze; open a boo...
okhxyyo Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号