869-112/000-017 datasheet, PDF

869-112/000-017: DescriptionStrip Terminal Block, 10A, 2 Row(s), 1 Deck(s); CategoryThe connector; File Size1MB，1 Pages; ManufacturerWAGO; Websitehttps://www.wago.com/

Download Datasheet Parametric View All

869-112/000-017 Overview

Strip Terminal Block, 10A, 2 Row(s), 1 Deck(s)

Parameter Name	Attribute value
Maker	WAGO
Objectid	1992311193
Reach Compliance Code	unknown
ECCN code	EAR99
compound_id	71101754
Other features	FRONT ENTRY
Fastening method	SPRING LOADED
Manufacturer's serial number	869
Installation type	PANEL
Number of layers	1
Rows	2
Number of channels	12
Rated current	10 A
Rated voltage	300 V
Terminal and terminal strip types	STRIP TERMINAL BLOCK
Wire gauge	12 AWG

Working of LM331: LM311 is a voltage-frequency conversion chip produced by National Semiconductor (NS). After National Semiconductor was acquired by Texas Instruments (TI), it became a product produced by Texas Instrum...; maychang TI Technology Forum

TUSB1210 and processor cannot communicate: In the same batch of boards, other boards can work normally, but one board cannot communicate with the processor. Reading the registers shows all zeros, and the Linux system of this board cannot find ...; lipc Analogue and Mixed Signal

Spring thunder sounds, and everything starts to grow.: The Waking of Insects has arrived! The pace of spring cannot be stopped! Waiting for the flowers to bloom...; okhxyyo Talking

The modelsim simulation of the shift-add multiplier written in vhdl does not meet expectations: The modelsim simulation of the shift-add multiplier written in vhdl does not meet expectations. I can't find the problem myself, and hope to get your advice Original code LIBRARY IEEE; USE IEEE.STD_LO...; 洽洽香瓜子 FPGA/CPLD

ESP32 is set as AP. After the client disconnects from WIFI and then reconnects to WIFI, the client socket cannot connect: When testing the ESP32 micropython network application, I found a problem: ESP32 is set as AP, and ESP32 is used as the server. The mobile phone is connected to ESP32 normally, and the mobile phone is...; yanruiqi5678 MicroPython Open Source section

How does Anlu FPGA output the clock to ordinary IO?: Now I want to output the clock generated by the PLL IP core to a normal IO pin using the ODDR primitive, but the compiler software shows missing file!!!This is the IP core that used the PLL of Xilinx ...; 1nnocent Domestic Chip Exchange

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components