EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

9920212006

Description
Circular DIN Connector, 6 Contact(s), Male, Panel Mount, Solder Lug Terminal, Locking, Receptacle,
CategoryThe connector    The connector   
File Size232KB,1 Pages
ManufacturerFranz Binder GmbH & Co
Download Datasheet Parametric View All

9920212006 Overview

Circular DIN Connector, 6 Contact(s), Male, Panel Mount, Solder Lug Terminal, Locking, Receptacle,

9920212006 Parametric

Parameter NameAttribute value
MakerFranz Binder GmbH & Co
Reach Compliance Codecompliant
subject depth1.614 inch
Body/casing typeRECEPTACLE
Connector typeCIRCULAR DIN CONNECTOR
Contact to complete cooperationAG
Contact point genderMALE
Contact materialBRASS
Contact styleRND PIN-SKT
DIN complianceYES
Durability500 Cycles
insulator materialPOLYBUTYLENE TEREPHTHALATE
Installation option 1LOCKING
Installation option 2SCREWLOCKS
Installation methodSTRAIGHT
Installation typePANEL
Number of ports1
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
polarization keyPOLAR PIN POSITION
Rated current (signal)5 A
GuidelineUL
reliabilityCOMMERCIAL
Shell surfaceNICKEL
Shell materialBRASS
Terminal length1.142 inch
Termination typeSOLDER LUG
Total number of contacts6
About USB2.0 plug-in and switch
Can I use a high-speed analog switch such as TS3USB31 to switch DM/DP? According to the 3.0 protocol, the complete insertion/removal process needs to detect the VBus timing, and if only the data line ...
Ejack1979 Integrated technical exchanges
[Atria AT32WB415 Series Bluetooth BLE 5.0 MCU] + Bluetooth communication
[Atria AT32WB415 Series Bluetooth BLE 5.0 MCU] + Bluetooth communicationBluetooth BLE Application NotesAfter checking the official website, I found the Bluetooth manual and started to learn and unders...
雨夜很凉快 RF/Wirelessly
xilinx vivado xdc constraint syntax
1. Purpose of Constraints Introduce the principle of FPGA constraints, understand that the purpose of constraints is to serve the design, to ensure that the design meets the timing requirements, and t...
zxopenljx EE_FPGA Learning Park
[AT-START-F403A Evaluation] VI. FreeRTOS system based on IAR security library (sLib) secondary development mode practice
[i=s]This post was last edited by uuxz99 on 2020-10-22 21:47[/i]In the process of implementing the slib function in the previous evaluation, due to the IAR crash problem, a compromise method was used ...
uuxz99 Domestic Chip Exchange
About the 2021 E-Sports Championship
[i=s]This post was last edited by Jacktang on 2021-8-9 08:26[/i]1. Notice on the designated devices for the sponsors of the 2021 TI Cup National Undergraduate Electronic Design Competition2. To ensure...
Jacktang Electronics Design Contest

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号