9H30DC datasheet, PDF - EEWORLD Datasheet

9H30DC: DescriptionNAND Gate, 9H30 Series, 1-Func, 8-Input, Bipolar, DIP-14; Categorylogic logic; File Size181KB，3 Pages; ManufacturerFairchild; Websitehttp://www.fairchildsemi.com/

Download Datasheet Parametric Compare View All

9H30DC Overview

NAND Gate, 9H30 Series, 1-Func, 8-Input, Bipolar, DIP-14

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Fairchild
Parts packaging code	DIP
package instruction	DIP, DIP14,.3
Contacts	14
Reach Compliance Code	unknown
series	9H30
JESD-30 code	R-XDIP-T14
JESD-609 code	e0
length	19.4945 mm
Logic integrated circuit type	NAND GATE
MaximumI(ol)	0.02 A
Number of functions	1
Number of entries	8
Number of terminals	14
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	UNSPECIFIED
encapsulated code	DIP
Encapsulate equivalent code	DIP14,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Maximum supply current (ICC)	10 mA
Prop。Delay @ Nom-Sup	12 ns
propagation delay (tpd)	12 ns
Certification status	Not Qualified
Schmitt trigger	NO
Maximum seat height	5.08 mm
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	BIPOLAR
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	7.62 mm

	9H30DC
Description	NAND Gate, 9H30 Series, 1-Func, 8-Input, Bipolar, DIP-14
Is it Rohs certified?	incompatible
Maker	Fairchild
Parts packaging code	DIP
package instruction	DIP, DIP14,.3
Contacts	14
Reach Compliance Code	unknown
series	9H30
JESD-30 code	R-XDIP-T14
JESD-609 code	e0
length	19.4945 mm
Logic integrated circuit type	NAND GATE
MaximumI(ol)	0.02 A
Number of functions	1
Number of entries	8
Number of terminals	14
Maximum operating temperature	70 °C
Package body material	UNSPECIFIED
encapsulated code	DIP
Encapsulate equivalent code	DIP14,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Maximum supply current (ICC)	10 mA
Prop。Delay @ Nom-Sup	12 ns
propagation delay (tpd)	12 ns
Certification status	Not Qualified
Schmitt trigger	NO
Maximum seat height	5.08 mm
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	BIPOLAR
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	7.62 mm

Terasic DE10-Standard Reference Materials (Free Download, Updated from Time to Time!): [i=s]This post was last edited by DoreenLiu on 2022-1-24 15:19[/i]Download DE10-Standard CD from the official website : http://www.terasic.com.cn/cgi-bin/blob/1105/PartNo/4 (including DE10-Standard Ch...; DoreenLiu Altera SoC

How to prevent the motor from reversing and damaging the chip in the DC motor drive circuit: I am currently designing a product that automatically opens and closes doors. However, I found that the motor driver chip is sometimes damaged during use. I guess it is because someone is in a hurry t...; 天天1 Analog electronics

Companies are fully aware of employees' tendency to leave, and monitoring system developers quietly remove related services: Source | Coder Life (ID: coder_life)Do you use the company WiFi or your own data when you are at work? If you often use the company network to slack off, you should pay attention now, because your Int...; 赵玉田 Talking about work

Vivado will report an error when generating a bit file!: I want to use the debug method of vivado to see if the program I wrote is correct. However, when I use vhdl to write the process, the sensitive signal will report an error if there is no clock, as sho...; 刘123 FPGA/CPLD

Follow the power expert to make a "high-efficiency bidirectional DC-DC converter": Last year, EEWorld organized a "Switching Power Supply Study Group" activity to learn the basic knowledge of switching power supplies, absorb knowledge from books, and study switching power supplies t...; okhxyyo Power technology

Gen2's real positioning and development direction: Gen2 is not a symbol of RFID technology. It does not belong to any one company, organization or technology provider. Simply put, Gen2 represents the latest evolution of passive RFID technology in the ...; tmily RF/Wirelessly

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components