W7NCF128H21CS6FM1G datasheet, PDF

W7NCF128H21CS6FM1G: DescriptionFlash Card, 128MX8, 250ns, CARD-50; Categorystorage storage; File Size180KB，13 Pages; ManufacturerMicrosemi; Websitehttps://www.microsemi.com; Environmental Compliance

Download Datasheet Parametric View All

W7NCF128H21CS6FM1G Overview

Flash Card, 128MX8, 250ns, CARD-50

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Objectid	1820309121
Parts packaging code	CARD
package instruction	CARD-50
Contacts	50
Reach Compliance Code	compliant
ECCN code	EAR99
Maximum access time	250 ns
Other features	IT ALSO OPERATES WITH 4.5V TO 5.5V SUPPLY
JESD-30 code	R-XXMA-X50
memory density	1073741824 bit
Memory IC Type	FLASH CARD
memory width	8
Number of functions	1
Number of terminals	50
word count	134217728 words
character code	128000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	128MX8
Package body material	UNSPECIFIED
Package shape	RECTANGULAR
Package form	MICROELECTRONIC ASSEMBLY
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Programming voltage	3.3 V
Certification status	Not Qualified
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	NO
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	UNSPECIFIED
Terminal location	UNSPECIFIED
Maximum time at peak reflow temperature	NOT SPECIFIED
type	SLC NAND TYPE

[Xianji HPM6750 Review] Running the Edge AI Framework - TFLM Benchmark: [i=s]This post was last edited by xusiwei1236 on 2022-6-25 23:40[/i]This article will introduce what TFLM is, then introduce the official TFLM benchmark, and how to run the TFLM benchmark on the HPM67...; xusiwei1236 Domestic Chip Exchange

Analysis of capacitor filtering and EMC rectification suggestions: [size=4]1. The filtering effect of capacitors[/size] [align=center][size=4] [/size][/align][size=4]That is, the larger the frequency f, the smaller the impedance Z of the capacitor. [/size] [size=4]Wh...; qwqwqw2088 Analogue and Mixed Signal

Signal Integrity Engineering in High-Speed Digital Circuit Systems: Translated from the 1997 high-performance system design conference . Original author Donald Telian Abstract : Unlike a mature discipline, signal integrity engineering methods and practices are not wel...; JasonYoo RF/Wirelessly

Verilog HDL models at different abstraction levels.pdf: Verilog HDL models at different abstraction levels.pdf...; zxopenljx EE_FPGA Learning Park

Asking for advice: How to deal with the bit error rate when using usart to RS485 for Huada chip HC32F460?: The figure shows the signal before the logic analyzer collects the 485 chip. The CS signal does not wrap the entire TX frame. The CS pull-up and pull-down settings are set before and after sending....; fengzc Domestic Chip Exchange

Integrated circuit naming method: Let's learn together...; wsxpl Test/Measurement

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components