EEWORLDEEWORLDEEWORLD

Part Number

Search

IDT70V9269L12PRF

Description
Dual-Port SRAM, 16KX16, 25ns, CMOS, PQFP128, 14 X 20 MM, 1.40 MM HEIGHT, TQFP-128
Categorystorage    storage   
File Size201KB,19 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

IDT70V9269L12PRF Overview

Dual-Port SRAM, 16KX16, 25ns, CMOS, PQFP128, 14 X 20 MM, 1.40 MM HEIGHT, TQFP-128

IDT70V9269L12PRF Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerIDT (Integrated Device Technology)
Parts packaging codeQFP
package instruction14 X 20 MM, 1.40 MM HEIGHT, TQFP-128
Contacts128
Reach Compliance Codenot_compliant
ECCN codeEAR99
Maximum access time25 ns
Other featuresFLOW-THROUGH OR PIPELINED ARCHITECTURE
Maximum clock frequency (fCLK)50 MHz
I/O typeCOMMON
JESD-30 codeR-PQFP-G128
JESD-609 codee0
length20 mm
memory density262144 bit
Memory IC TypeDUAL-PORT SRAM
memory width16
Humidity sensitivity level3
Number of functions1
Number of ports2
Number of terminals128
word count16384 words
character code16000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize16KX16
Output characteristics3-STATE
ExportableYES
Package body materialPLASTIC/EPOXY
encapsulated codeLFQFP
Encapsulate equivalent codeQFP128,.63X.87
Package shapeRECTANGULAR
Package formFLATPACK, LOW PROFILE, FINE PITCH
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)240
power supply3.3 V
Certification statusNot Qualified
Maximum seat height1.6 mm
Maximum standby current0.003 A
Minimum standby current3 V
Maximum slew rate0.205 mA
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn85Pb15)
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperature20
width14 mm
HIGH-SPEED 3.3V
32/16K x 16
SYNCHRONOUS
DUAL-PORT STATIC RAM
Features:
IDT70V9279/69S/L
True Dual-Ported memory cells which allow simultaneous
access of the same memory location
High-speed clock to data access
– Commercial: 6.5/7.5/9/12/15ns (max.)
– Industrial: 7.5ns (max.)
Low-power operation
– IDT70V9279/69S
Active: 429mW (typ.)
Standby: 3.3mW (typ.)
– IDT70V9279/69L
Active: 429mW (typ.)
Standby: 1.32mW (typ.)
Flow-through or Pipelined output mode on either port via
the
FT/PIPE
pin
Counter enable and reset features
Dual chip enables allow for depth expansion without
additional logic
Full synchronous operation on both ports
– 4ns setup to clock and 1ns hold on all control, data,
and address inputs
– Data input, address, and control registers
– Fast 6.5ns clock to data out in the Pipelined output mode
– Self-timed write allows fast cycle time
– 10ns cycle time, 100MHz operation in Pipelined output mode
Separate upper-byte and lower-byte controls for
multiplexed bus and bus matching compatibility
LVTTL- compatible, single 3.3V (±0.3V) power supply
Industrial temperature range (–40°C to +85°C) is
available for selected speeds
Available in a 128-pin Thin Quad Flatpack (TQFP) package
Green parts available, see ordering information
Functional Block Diagram
R/
W
L
UB
L
CE
0L
R/
W
R
UB
R
CE
0R
CE
1L
LB
L
OE
L
1
0
0/1
1
0
0/1
CE
1R
LB
R
OE
R
FT
/PIPE
L
0/1
1b 0bb
a 1a 0a
0a 1a
a
0b 1b
b
0/1
FT
/PIPE
R
,
I/O
8L
-I/O
15L
I/O
Control
I/O
0L
-I/O
7L
I/O
Control
I/O
8R
-I/O
15R
I/O
0R
-I/O
7R
A
14L
(1)
A
0L
CLK
L
Counter/
Address
Reg.
MEMORY
ARRAY
Counter/
Address
Reg.
A
14R
(1)
A
0R
CLK
R
ADS
L
CNTEN
L
CNTRST
L
ADS
R
CNTEN
R
CNTRST
R
3743 drw 01
NOTE:
1. A
14X
is a NC for IDT70V9269.
OCTOBER 2008
1
©2008 Integrated Device Technology, Inc.
DSC 3743/11
Share the National University Mecha Masters Competition I watched yesterday
[i=s]This post was last edited by 寒冰翼love on 2019-8-9 17:32[/i]Yesterday, I went to watch the group stage of the 5th National University Mech Masters Competition in Shenzhen. Unfortunately, I didn’t h...
寒冰翼love Talking
C++ Multithreaded Programming Practice
This book covers the following: Use object-oriented programming model including inheritance, succession, and polymorphism; Solve common inter-process communication problems to avoid deadlock and starv...
arui1999 Download Centre
Can't MSP430FR2433 use 3 hardware SPIs at the same time?
According to the datasheet, the eUSCI_A0, eUSCI_A1, and eUSCI_B0 of MSP430FR2433 can all be used as SPI. However, when introducing the peripheral resources on the official website, it is indicated tha...
DX_E2 Microcontroller MCU
How to set up WiMi-net wireless gateway?
[i=s]This post was last edited by chenjingjing on 2022-1-4 12:36[/i]The wireless gateway is an interface that connects one network to another. The central processor of the WiMi-net wireless gateway is...
chenjingjing RF/Wirelessly
【Course Special】Let’s talk about millimeter wave radar technology
Millimeter wave is a valuable sensing technology that can be used to detect objects and provide information about their distance, velocity, and angle. It is a contactless technology that operates in t...
arui1999 Training Edition
I would like to ask about the problem of PWM control LED based on register configuration.
I just want to ask if I need to use the IO port to turn on the LED light after the PWM registers are configured?Or can I just use PWM to dim and brighten the LED, turn the light on and off?Why can I o...
一百年后的自己 51mcu

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号