ASFLT-A-40.0000MHZ-R7 datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> ASFLT-A-40.0000MHZ-R7

ASFLT-A-40.0000MHZ-R7: DescriptionCMOS Output Clock Oscillator, 40MHz Nom, ROHS COMPLIANT PACKAGE-4; CategoryPassive components oscillator; File Size780KB，2 Pages; ManufacturerAbracon; Websitehttp://www.abracon.com/index.htm; Environmental Compliance

Download Datasheet Parametric View All

ASFLT-A-40.0000MHZ-R7 Overview

CMOS Output Clock Oscillator, 40MHz Nom, ROHS COMPLIANT PACKAGE-4

ASFLT-A-40.0000MHZ-R7 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Abracon
package instruction	ROHS COMPLIANT PACKAGE-4
Reach Compliance Code	compliant
Other features	TRI-STATE FUNCTION; BULK
maximum descent time	5 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
Manufacturer's serial number	ASFLT
Installation features	SURFACE MOUNT
Nominal operating frequency	40 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
Output load	15 pF
physical size	5.0mm x 3.2mm x 1.05mm
longest rise time	5 ns
Maximum supply voltage	2.97 V
Minimum supply voltage	2.43 V
Nominal supply voltage	2.7 V
surface mount	YES
maximum symmetry	45/55 %

Preview

Download Datasheet

View All

TIGHT STABILITY INDUSTRIAL GRADE

CRYSTAL OSCILLATOR

ASFLT SERIES

FEATURES:

• Highly reliable seam-sealed package

• Low current consumption

• Low phase noise and jitter

• Industrial grade tight temperature stability (±5.0ppm / -40 to +85

• Fast start-up time

• CMOS output with Tri-state function

APPLICATIONS:

RoHS

Compliant

5.0 x 3.2 x 1.05mm

| | | | | | | | | | | | | | |

• Home networking by AC socket

• Wireless LAN

• Mobile communications

• PLC modem

• WiMax

STANDARD SPECIFICATIONS:

PARAMETERS

ABR AC O N P /N:

Frequency:

Standard Frequencies:

Output level:

Operating temperature:

Storage temperature:

Overall Frequency Stability*:

Supply voltage (Vdd):

Supply current (Idd):

Stand-by current:

Symmetry:

Rise and Fall Times(Tr/Tf):

Start-up time:

Output load:

Output Voltage:

Aging @ 25ºC:

Phase Noise (@ 10kHz offset):

Jitter:

AS F LT S e rie s

4.000MHz to 54.000MHz

5, 10, 12, 16, 16.384, 19.44, 20, 24, 25, 26, 32, 40, 44MHz

CMOS

- 40°C to +85°C

±15ppm (see option)

3.0Vdc ± 10% (see option)

7mA max.

10µA max.

45/55 % @ 50% Vdd

5ns max. / 10%Vdd-90%Vdd

0.2ms typical, 3ms max.

15pF max.

VOH = 0.9*Vdd min.

VOL = 0.1*Vdd max.

±2 ppm/ first year, ±7 ppm/ 10 years

-143dBc/Hz Typ.

1? 3ps typ.

* Overall frequency stability includes initial tolerance @ +25˚

C, and temperature stability.

OPTIONS AND PART IDENTIFICATION:

(Left blank if standard)

ASFLT -

- Frequency -

P /N a n d

Bla n k

Vd d (V)

3 .0 ±1 0 %

2 . 7 ±1 0 %

3 . 3 ±1 0 %

2 . 8 ±1 0 %

2.5±10%

Frequency

XX.XXXX MHz

Freq. Stability

Bla n k

±1 5 p p m

±1 0 p p m

R7*

±7 p p m

R5*

±5 p p m

* Contact ABRACON for availability

P a c k a g in g

Bla n k

Bu lk

Tape and

Reel

ABRACON IS

ABRACON

ISO9001:2008

CERTIFIED

Revised 10.09.10

30332 Esperanza, Rancho Santa Margarita, California

92688

tel 949-546-8000| fax 949-546-8001

www.abracon.com

Visit

www.abracon.com

for Terms & Conditions of Sale

Recommended Resources

Impedance control of through holes in PCB design and its impact on signal integrity

CNC machine tool and computer communication circuit diagram design

X63W universal lifting table milling machine electrical schematic circuit (8) single-phase automatic control traction electromagnet electrical circuit

Triac relay contact protection circuit

High-precision voltage-to-circuit converter circuit

uPDl937C (TV) infrared remote control receiving circuit

Record - Implementing USB virtual serial port on STM32 based on RTT: I will record the process of implementing the USB virtual serial port on the Zhengdian Atom F429 Apollo development board, hoping to help others who want to learn USB.First, I updated the source code ...; Fillmore Embedded System

02_Using Quartus II Timequest Timing Analyzer Constraint Analysis Design.zip: 02_Using Quartus II Timequest Timing Analyzer Constraint Analysis Design.zip...; 雷北城 FPGA/CPLD

UCS clock system of MSP430F6638: Five clock sources and three clock signals 【Note】DCOCLKDIV clock is obtained by dividing DCOCLK...; 火辣西米秀 Microcontroller MCU

Playing with Zynq Serial 48——[ex67] Vivado FFT and IFFT IP core application examples: 1 About Fourier TransformThe Fourier transform is such a magical transform, its basic principles and applications are everywhere in textbooks and on the Internet, so I will not go into details here to...; ove学习使我快乐 FPGA/CPLD

How to distinguish between voltage series negative feedback circuit and current series negative feedback circuit: The negative feedback amplifier circuit can be divided into voltage feedback and current feedback from the sampling method of the output end, and can be divided into series feedback and parallel feedb...; Jacktang Analogue and Mixed Signal

Multifunctional open source custom macro keyboard: [i=s]This post was last edited by qwert1213131 on 2022-10-22 20:21[/i]1. Introduction of the work (100-200 words) Multifunctional open source custom macro keyboardMost macro keyboards on the market re...; qwert1213131 DigiKey Technology Zone

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components