EEWORLDEEWORLDEEWORLD

Part Number

Search

SD-14531F5-592L

Description
Synchro or Resolver to Digital Converter, Hybrid, CDMA36, CERAMIC, FP-36
CategoryAnalog mixed-signal IC    converter   
File Size171KB,16 Pages
ManufacturerData Device Corporation
Download Datasheet Parametric View All

SD-14531F5-592L Overview

Synchro or Resolver to Digital Converter, Hybrid, CDMA36, CERAMIC, FP-36

SD-14531F5-592L Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerData Device Corporation
Parts packaging codeDFP
package instructionCERAMIC, FP-36
Contacts36
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresBUILT-IN-TEST; PROGRAMMABLE RESOLUTION
Maximum analog input voltage1.15 V
Maximum angular accuracy5.2 arc min
Converter typeSYNCHRO OR RESOLVER TO DIGITAL CONVERTER
JESD-30 codeR-CDMA-F36
JESD-609 codee0
Number of digits16
Number of functions1
Number of terminals36
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialCERAMIC, METAL-SEALED COFIRED
Package shapeRECTANGULAR
Package formMICROELECTRONIC ASSEMBLY
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
Signal/output frequency1000 Hz
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountYES
technologyHYBRID
Temperature levelINDUSTRIAL
Terminal surfaceTIN LEAD
Terminal formFLAT
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Maximum tracking rate0.5 rps
SD-14531
Make sure the next
Card you purchase
has...
TM
PROGRAMMABLE SYNCHRO/RESOLVER-
TO-DIGITAL CONVERTER
FEATURES
Single +5 V Power Supply
Accuracy to 1.3 Arc-Minutes
Pin Programmable
Synchro/Resolver Input Option
Pin Programmable 14-Bit or
16-Bit Resolution
No 180° False Lock-up
Internal Synthesized Reference
Built-In-Test (BIT) Output
Low Power Consumption
Pin-for-Pin Replacement for
Natel’s 1006 and 1056
DESCRIPTION
The SD-14531 is a low-cost, high reliability, programmable synchro/
resolver-to-digital converter with pin programmable 14- or 16-bit res-
olution. Packaged in a 36-pin DDIP, the SD-14531 features Built-In-
Test (BIT) output.
The SD-14531 series accepts broadband inputs: 360 to 1 kHz, or 47
to 1 kHz. Other features include solid-state signal and reference iso-
lation and high common-mode rejection. The digital angle output from
the SD-14531 is a natural binary code, parallel positive logic and is
TTL/CMOS compatible. Synchronization to a computer is accom-
plished with the Converter Busy (CB) output and/or the Inhibit (INH)
input.
APPLICATIONS
Because of its high reliability, small size, and low power consumption,
the SD-14531 is ideal for military ground or avionics applications. All
models are available with MIL-PRF-38534 processing.
Designed with three-state output, the SD-14531 is especially well
suited for use with computer based systems. Among the many pos-
sible applications are radar and navigation systems, fire control sys-
tems, flight instrumentation and flight trainers or simulators.
FOR MORE INFORMATION CONTACT:
Data Device Corporation
105 Wilbur Place
Bohemia, New York 11716
631-567-5600 Fax: 631-567-7358
www.ddc-web.com
Technical Support:
1-800-DDC-5757 ext. 7382
©
1992, 1999 Data Device Corporation
Registration is open | TI live award-winning broadcast: Current and voltage measurement solutions in servo drives
TI Award Live: Current and Voltage Measurement Solutions in Servo Drives are now open for registration~Click here to registerLive broadcast time August 27, 10:00-11:30amLive Topic Solutions for curren...
EEWORLD社区 TI Technology Forum
【Development and application based on NUCLEO-F746ZG motor】9. Parameter configuration - system clock
The system clock is the heart and power source of the chip, so we start with the clock. The subsequent ADC and TIM are all based on the clock. In STM32F746, there are 5 most important clock sources: H...
annysky2012 Motor Drive Control(Motor Control)
Summary of issues that should be paid attention to when designing analog circuits
The design of analog circuits is the most troublesome but also the most fatal design part for engineers! We have summarized the issues that should be paid attention to in analog circuit design and sha...
Jacktang Analogue and Mixed Signal
I make a bubble on time
Just to make some bubbles and prepare to boil water{:1_138:}:congratulate:{:1_144:}...
btty038 RF/Wirelessly
Electronic circuit and EMI/EMC design analysis
Electronic circuit and EMI/EMC design analysis[ Print ][ Return ]For a good electronic product, in addition to the functions of the product itself, the technical level of circuit design and electromag...
fighting Analog electronics
Playing with Zynq Serial 44——[ex63] Image smoothing processing of MT9V034 camera
1 System Overview As shown in the figure, this is the principle block diagram of the entire video acquisition system. At the beginning of power-on, the FPGA needs to initialize the register configurat...
ove学习使我快乐 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号