EEWORLDEEWORLDEEWORLD

Part Number

Search

UPD45D128842G5-C12-9LG

Description
IC,SDRAM,DDR,4X4MX8,CMOS,TSSOP,66PIN,PLASTIC
Categorystorage    storage   
File Size637KB,80 Pages
ManufacturerRenesas Electronics Corporation
Websitehttps://www.renesas.com/
Download Datasheet Parametric View All

UPD45D128842G5-C12-9LG Overview

IC,SDRAM,DDR,4X4MX8,CMOS,TSSOP,66PIN,PLASTIC

UPD45D128842G5-C12-9LG Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerRenesas Electronics Corporation
Parts packaging codeTSOP2
package instructionTSOP2,
Contacts66
Reach Compliance Codeunknown
ECCN codeEAR99
access modeFOUR BANK PAGE BURST
Maximum access time1.5 ns
Other featuresAUTO/SELF REFRESH
JESD-30 codeR-PDSO-G66
length22.22 mm
memory density134217728 bit
Memory IC TypeDDR DRAM
memory width8
Number of functions1
Number of ports1
Number of terminals66
word count16777216 words
character code16000000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize16MX8
Package body materialPLASTIC/EPOXY
encapsulated codeTSOP2
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE
Certification statusNot Qualified
Maximum seat height1.2 mm
self refreshYES
Maximum supply voltage (Vsup)2.625 V
Minimum supply voltage (Vsup)2.375 V
Nominal supply voltage (Vsup)2.5 V
surface mountYES
technologyMOS
Temperature levelCOMMERCIAL
Terminal formGULL WING
Terminal pitch0.65 mm
Terminal locationDUAL
width10.16 mm
PRELIMINARY DATA SHEET
MOS INTEGRATED CIRCUIT
µ
PD45D128442, 45D128842, 45D128164
128 M-bit Synchronous DRAM with Double Data Rate
(4-bank, SSTL_2)
Description
The
µ
PD45D128442, 45D128842, 45D128164 are high-speed 134,217,728 bits synchronous dynamic random-
access memories, organized as 8,388,608x4x4, 4194,304x8x4, 2,097,152x16x4 (word x bit x bank), respectively.
The synchronous DRAMs use Double Data Rate (DDR) where data bandwidth is twice of regular synchronous
DRAM.
The synchronous DRAM is compatible with SSTL_2 (Stub Series terminated Logic for 2.5 V).
The synchronous DRAM is packaged in 66-pin Plastic TSOP (II).
Features
Fully Synchronous Dynamic RAM with all input signals except DM, DQS and DQ referenced to a positive clock edge
Double Data Rate interface
Differential CLK (/CLK) input
Data inputs and DM are synchronized with both edges of DQS
Data outputs and DQS are synchronized with a cross point of CLK and /CLK
Quad internal banks operation
Possible to assert random column address in every clock cycle
Programmable Mode register set
/CAS latency (2, 2.5)
Burst length (2, 4, 8)
Wrap sequence (Sequential / Interleave)
Automatic precharge and controlled precharge
Auto refresh (CBR refresh) and self refresh
x4, x8, x16 organization
Byte write control (x4, x8) by DM
Byte write control (x16) by LDM and UDM
2.5 V
±
0.125 V Power supply for Vcc
2.5 V
±
0.125 V Power supply for VccQ
Maximum clock frequency up to 133 MHz
SSTL_2 compatible with all signals
4,096 refresh cycles/64 ms
66-pin Plastic TSOP (II) (400 mil)
Burst termination by Precharge command and Burst stop command
The information in this document is subject to change without notice.
Document No. M13852EJ1V1DS00 (1st edition)
Date Published December 1998 NS CP(K)
Printed in Japan
The mark
shows major revised points.
©
1998

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号