LN27C203-45V05 datasheet, PDF - EEWORLD Datasheet

LN27C203-45V05: DescriptionOTP ROM, 16KX16, 40ns, CMOS, PQCC44, 0.650 X 0.650 INCH, PLASTIC, LCC-44; Categorystorage storage; File Size477KB，15 Pages; ManufacturerIntel; Websitehttp://www.intel.com/

Download Datasheet Parametric View All

LN27C203-45V05 Overview

OTP ROM, 16KX16, 40ns, CMOS, PQCC44, 0.650 X 0.650 INCH, PLASTIC, LCC-44

Parameter Name	Attribute value
Maker	Intel
Parts packaging code	LCC
package instruction	QCCJ,
Contacts	44
Reach Compliance Code	unknown
ECCN code	EAR99
Maximum access time	40 ns
JESD-30 code	S-PQCC-J44
length	16.5862 mm
memory density	262144 bit
Memory IC Type	OTP ROM
memory width	16
Number of functions	1
Number of terminals	44
word count	16384 words
character code	16000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	16KX16
Package body material	PLASTIC/EPOXY
encapsulated code	QCCJ
Package shape	SQUARE
Package form	CHIP CARRIER
Parallel/Serial	PARALLEL
Certification status	Not Qualified
Maximum seat height	4.57 mm
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	J BEND
Terminal pitch	1.27 mm
Terminal location	QUAD
width	16.5862 mm

A simple "video player" based on 51 single chip microcomputer: [i=s]This post was last edited by hjl240 on 2022-5-3 20:21[/i]Preface About 10 years ago, I saw someone share how to play the bad apple video on the LCD screen using a microcontroller in our EEWORLD f...; hjl240 51mcu

Taiwan Sun Yat-sen University ASIC Laboratory Comprehensive Script Tutorial: ...; 至芯科技FPGA大牛 FPGA/CPLD

How can I find out the maximum output power of a DCDC buck chip from its technical documentation?: [i=s]This post was last edited by dianhang on 2021-3-26 11:38[/i]For example, a typical chip will give its maximum output current, but not its maximum output power. The typical circuit given is 12V in...; dianhang Switching Power Supply Study Group

The ESP32 branch of MicroPython now has dual cores enabled by default: The ESP32 branch will enable dual-core support by default, and the single-core mode is defined by the following parameter: CONFIG_FREERTOS_UNICORE=y [url]https://github.com/micropython/micropython/com...; dcexpert MicroPython Open Source section

Vehicle CAN bus network data access and research significance: This content is originally created by EEWORLD forum user Mu Baixiansen . If you want to reprint or use it for commercial purposes, you must obtain the author's consent and indicate the sourceCars are ...; 木白先森 Automotive Electronics

Watch the HDC 2022 developer keynote speech, and a demo will explain the Hongmeng development kit: On November 5, the 2022 Huawei Developer Conference (Together) entered its second day. The first developer keynote speech was held on time at Huawei's Songshan Lake Base in Dongguan. Five senior techn...; 叶落便知秋 Mobile and portable

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components