SN65LBC176QP datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Analog mixed-signal IC> Drivers and interfaces> SN65LBC176QP

SN65LBC176QP: DescriptionLINE TRANSCEIVER, PDIP8, PLASTIC, DIP-8; CategoryAnalog mixed-signal IC Drivers and interfaces; File Size215KB，15 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric Compare

SN65LBC176QP Overview

LINE TRANSCEIVER, PDIP8, PLASTIC, DIP-8

SN65LBC176QP Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Texas Instruments
Parts packaging code	DIP
package instruction	DIP, DIP8,.3
Contacts	8
Reach Compliance Code	not_compliant
ECCN code	EAR99
Other features	COMMON I/O: TRISTATABLE RECEIVER; 1 RECEIVER ACTIVE UNDER SHUTDOWN
Differential output	YES
Number of drives	1
High level input current maximum value	0.0001 A
Input properties	DIFFERENTIAL SCHMITT TRIGGER
Interface integrated circuit type	LINE TRANSCEIVER
Interface standards	EIA-485; ISO 8482
JESD-30 code	R-PDIP-T8
length	9.81 mm
Number of functions	1
Number of terminals	8
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
Minimum output swing	1.1 V
Maximum output low current	0.008 A
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Encapsulate equivalent code	DIP8,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Certification status	Not Qualified
Maximum receive delay	37 ns
Number of receiver bits	1
Maximum seat height	5.08 mm
Maximum slew rate	3.9 mA
Maximum supply voltage	5.25 V
Minimum supply voltage	4.75 V
Nominal supply voltage	5 V
surface mount	NO
technology	BICMOS
Temperature level	AUTOMOTIVE
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
maximum transmission delay	31 ns
width	7.62 mm

SN65LBC176QP Related Products

	SN65LBC176QP	SN55LBC176FK	SN55LBC176JG	SN65LBC176FK	SN65LBC176QJG	SN65LBC176QFK	SN65LBC176JG
Description	LINE TRANSCEIVER, PDIP8, PLASTIC, DIP-8	LINE TRANSCEIVER, CQCC20, CERAMIC, LCC-20	LINE TRANSCEIVER, CDIP8, CERAMIC, DIP-8	LINE TRANSCEIVER, CQCC20, CERAMIC, LCC-20	LINE TRANSCEIVER, CDIP8, CERAMIC, DIP-8	LINE TRANSCEIVER, CQCC20, CERAMIC, LCC-20	LINE TRANSCEIVER, CDIP8, CERAMIC, DIP-8
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible
Maker	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments
Parts packaging code	DIP	QLCC	DIP	QLCC	DIP	QLCC	DIP
package instruction	DIP, DIP8,.3	QCCN, LCC20,.35SQ	DIP, DIP8,.3	QCCN, LCC20,.35SQ	DIP, DIP8,.3	QCCN, LCC20,.35SQ	DIP, DIP8,.3
Contacts	8	20	8	20	8	20	8
Reach Compliance Code	not_compliant	not_compliant	not_compliant	not_compliant	not_compliant	not_compliant	_compli
ECCN code	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99
Other features	COMMON I/O: TRISTATABLE RECEIVER; 1 RECEIVER ACTIVE UNDER SHUTDOWN	COMMON I/O: TRISTATABLE RECEIVER; 1 RECEIVER ACTIVE UNDER SHUTDOWN	COMMON I/O: TRISTATABLE RECEIVER; 1 RECEIVER ACTIVE UNDER SHUTDOWN	COMMON I/O: TRISTATABLE RECEIVER; 1 RECEIVER ACTIVE UNDER SHUTDOWN	COMMON I/O: TRISTATABLE RECEIVER; 1 RECEIVER ACTIVE UNDER SHUTDOWN	COMMON I/O: TRISTATABLE RECEIVER; 1 RECEIVER ACTIVE UNDER SHUTDOWN	COMMON I/O: TRISTATABLE RECEIVER; 1 RECEIVER ACTIVE UNDER SHUTDOWN
Differential output	YES	YES	YES	YES	YES	YES	YES
Number of drives	1	1	1	1	1	1	1
High level input current maximum value	0.0001 A	0.0001 A	0.0001 A	0.0001 A	0.0001 A	0.0001 A	0.0001 A
Input properties	DIFFERENTIAL SCHMITT TRIGGER	DIFFERENTIAL SCHMITT TRIGGER	DIFFERENTIAL SCHMITT TRIGGER	DIFFERENTIAL SCHMITT TRIGGER	DIFFERENTIAL SCHMITT TRIGGER	DIFFERENTIAL SCHMITT TRIGGER	DIFFERENTIAL SCHMITT TRIGGER
Interface integrated circuit type	LINE TRANSCEIVER	LINE TRANSCEIVER	LINE TRANSCEIVER	LINE TRANSCEIVER	LINE TRANSCEIVER	LINE TRANSCEIVER	LINE TRANSCEIVER
Interface standards	EIA-485; ISO 8482	EIA-485; ISO 8482	EIA-485; ISO 8482	EIA-485; ISO 8482	EIA-485; ISO 8482	EIA-485; ISO 8482	EIA-485; ISO 8482
JESD-30 code	R-PDIP-T8	S-CQCC-N20	R-GDIP-T8	S-CQCC-N20	R-GDIP-T8	S-CQCC-N20	R-GDIP-T8
Number of functions	1	1	1	1	1	1	1
Number of terminals	8	20	8	20	8	20	8
Maximum operating temperature	125 °C	125 °C	125 °C	85 °C	125 °C	125 °C	85 °C
Minimum operating temperature	-40 °C	-55 °C	-55 °C	-40 °C	-40 °C	-40 °C	-40 °C
Minimum output swing	1.1 V	1.1 V	1.1 V	1.1 V	1.1 V	1.1 V	1.1 V
Maximum output low current	0.008 A	0.008 A	0.008 A	0.008 A	0.008 A	0.008 A	0.008 A
Package body material	PLASTIC/EPOXY	CERAMIC, METAL-SEALED COFIRED	CERAMIC, GLASS-SEALED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, GLASS-SEALED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, GLASS-SEALED
encapsulated code	DIP	QCCN	DIP	QCCN	DIP	QCCN	DIP
Encapsulate equivalent code	DIP8,.3	LCC20,.35SQ	DIP8,.3	LCC20,.35SQ	DIP8,.3	LCC20,.35SQ	DIP8,.3
Package shape	RECTANGULAR	SQUARE	RECTANGULAR	SQUARE	RECTANGULAR	SQUARE	RECTANGULAR
Package form	IN-LINE	CHIP CARRIER	IN-LINE	CHIP CARRIER	IN-LINE	CHIP CARRIER	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
power supply	5 V	5 V	5 V	5 V	5 V	5 V	5 V
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum receive delay	37 ns	37 ns	37 ns	33 ns	37 ns	37 ns	33 ns
Number of receiver bits	1	1	1	1	1	1	1
Maximum slew rate	3.9 mA	3.9 mA	3.9 mA	3.9 mA	3.9 mA	3.9 mA	3.9 mA
Maximum supply voltage	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V
Minimum supply voltage	4.75 V	4.75 V	4.75 V	4.75 V	4.75 V	4.75 V	4.75 V
Nominal supply voltage	5 V	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	NO	YES	NO	YES	NO	YES	NO
technology	BICMOS	BICMOS	BICMOS	BICMOS	BICMOS	BICMOS	BICMOS
Temperature level	AUTOMOTIVE	MILITARY	MILITARY	INDUSTRIAL	AUTOMOTIVE	AUTOMOTIVE	INDUSTRIAL
Terminal form	THROUGH-HOLE	NO LEAD	THROUGH-HOLE	NO LEAD	THROUGH-HOLE	NO LEAD	THROUGH-HOLE
Terminal pitch	2.54 mm	1.27 mm	2.54 mm	1.27 mm	2.54 mm	1.27 mm	2.54 mm
Terminal location	DUAL	QUAD	DUAL	QUAD	DUAL	QUAD	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
maximum transmission delay	31 ns	31 ns	31 ns	25 ns	31 ns	31 ns	25 ns
length	9.81 mm	8.89 mm	-	8.89 mm	-	8.89 mm	-
Maximum seat height	5.08 mm	2.03 mm	-	2.03 mm	-	2.03 mm	-
width	7.62 mm	8.89 mm	-	8.89 mm	-	8.89 mm	-

Recommended Resources

Radio receiving circuit diagram of TA31136

SG3524 wiring

How to help teenagers install radio circuits

Application circuit diagram of Hall elements in magnetic material research

Simple water level control circuit diagram

STK435 power amplifier circuit

Advanced MCU Serial Port Programming: [i=s]This post was last edited by Aguilera on 2019-3-10 12:36[/i] [size=4]When you can compile a UART communication program that can realize communication on a standard MSC51 microcontroller, the prob...; Aguilera Microcontroller MCU

Smart Light Design Based on MSP430F5529: #include msp430F5529.hvoid IO_Init();void InitADC();unsigned int GetAD(char channel);void light_Compare(int templight);int counter=0; //Interrupt counter parameters, unit second/*** main.c*/int main(v...; 火辣西米秀 Microcontroller MCU

Live streaming now open: TE's smart building solutions - sensing and connectivity, the key to smart building design: Live broadcast time: October 20 (Thursday) 10:00-11:30 am Live Topic: TE Connectivity's Smart Building Solutions - Sensing and Connectivity, the Key to Smart Building DesignWatch LiveLive Broadcast In...; EEWORLD社区 Sensor

It’s hard to believe that this pair of high-speed signals changed the vias so many times!!!: Author: Huang Gang, a member of Yibo Technology Expressway MediaPCB engineer: "There are no more layers to go. These pairs of 10G signals need to change layers several times and make four vias before ...; yvonneGan PCB Design

What is the purpose of adding a capacitor to the source and drain of a MOS tube?: In many places, we see a capacitor added to the source and drain of a MOS tube. What is the function of this capacitor?...; Knight97538 Power technology

FPGA Design Tips: ...; 至芯科技FPGA大牛 FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components