TS27L4BID datasheet, PDF - EEWORLD Datasheet

TS27L4BID: DescriptionMicropower, high voltage CMOS op-amp; CategoryAnalog mixed-signal IC Amplifier circuit; File Size135KB，9 Pages; ManufacturerSTMicroelectronics; Websitehttp://www.st.com/; Environmental Compliance

Download Datasheet Parametric View All

TS27L4BID Overview

Micropower, high voltage CMOS op-amp

Parameter Name	Attribute value
Brand Name	STMicroelectronics
Is it Rohs certified?	conform to
Maker	STMicroelectronics
Parts packaging code	SOIC
package instruction	MICRO, PLASTIC, SO-14
Contacts	14
Reach Compliance Code	compliant
ECCN code	EAR99
Amplifier type	OPERATIONAL AMPLIFIER
Architecture	VOLTAGE-FEEDBACK
Maximum average bias current (IIB)	0.0003 µA
Nominal Common Mode Rejection Ratio	80 dB
frequency compensation	YES
Maximum input offset voltage	3500 µV
JESD-30 code	R-PDSO-G14
JESD-609 code	e4
length	8.65 mm
low-bias	YES
low-dissonance	NO
micropower	YES
Humidity sensitivity level	1
Negative supply voltage upper limit
Nominal Negative Supply Voltage (Vsup)
Number of functions	4
Number of terminals	14
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Encapsulate equivalent code	SOP14,.25
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	260
power supply	10 V
Certification status	Not Qualified
Maximum seat height	1.75 mm
Nominal slew rate	0.04 V/us
Maximum slew rate	0.072 mA
Supply voltage upper limit	18 V
Nominal supply voltage (Vsup)	10 V
surface mount	YES
technology	CMOS
Temperature level	AUTOMOTIVE
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	30
Nominal Uniform Gain Bandwidth	100 kHz
Minimum voltage gain	40000
width	3.9 mm

EEWORLD University Hall----Inverter Principle and Application Harbin Institute of Technology: Frequency Converter Principle and Application Harbin Institute of Technology : https://training.eeworld.com.cn/course/5997?This course is a teaching video of the high-quality course "Inverter Principl...; 抛砖引玉 Power technology

CSM Code Security Module FAQ: Naming convention -- CSM: Code Security Module Code Security Module -- ECSL: Emulation Code Security Logic Emulation Code Security LogicFrequently asked questions Q: What happens when the CSM automati...; Jacktang Microcontroller MCU

FPGA implementation of DVI output image selection interception.pdf: FPGA implementation of DVI output image selection interception.pdf...; zxopenljx EE_FPGA Learning Park

ASIC Design-FPGA Prototype Verification: ASIC Design-FPGA Prototype Verification...; 雷北城 FPGA/CPLD

Weekly highlights: 2018.11.12-2018.11.18: [size=4]Another week has passed, time flies by so fast. Let's take a look at the highlights of the past week! [/size] [size=4][color=#ff0000][b]Recommended wonderful posts:[/b][/color][/size] [size=4]...; okhxyyo Talking

Seven Design Questions About Digital Isolators: By Luke Trowbridge, Texas Instruments Searching for more information about digital isolators? We’re here to help. Based on feedback from the TI E2E Community, we’ve compiled a list of the most common ...; alan000345 TI Technology Forum

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components