W27E02-70 datasheet, PDF - EEWORLD Datasheet

EEWORLDEEWORLD

Datasheet

Datasheet> All Categories > storage> storage> W27E02-70

Preview

W27E02-70: DescriptionEEPROM, 256KX8, 70ns, Parallel, CMOS, PDIP32, 0.600 INCH, PLASTIC, DIP-32; Categorystorage storage; File Size277KB，16 Pages; ManufacturerWinbond Electronics Corporation; Websitehttp://www.winbond.com.tw

Download Datasheet Parametric Compare View All

W27E02-70 Overview

EEPROM, 256KX8, 70ns, Parallel, CMOS, PDIP32, 0.600 INCH, PLASTIC, DIP-32

W27E02-70 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Winbond Electronics Corporation
Parts packaging code	DIP
package instruction	DIP, DIP32,.6
Contacts	32
Reach Compliance Code	unknown
ECCN code	3A991.B.1.B.1
Maximum access time	70 ns
command user interface	NO
Data polling	NO
JESD-30 code	R-PDIP-T32
JESD-609 code	e0
length	41.91 mm
memory density	2097152 bit
Memory IC Type	EEPROM
memory width	8
Number of functions	1
Number of terminals	32
word count	262144 words
character code	256000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	256KX8
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Encapsulate equivalent code	DIP32,.6
Package shape	RECTANGULAR
Package form	IN-LINE
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Programming voltage	5 V
Certification status	Not Qualified
Maximum seat height	5.33 mm
Maximum standby current	0.0001 A
Maximum slew rate	0.03 mA
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	TIN LEAD
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
switch bit	NO
width	15.24 mm

W27E02-70 Preview

Preliminary W27E02

256K

×

8 ELECTRICALLY ERASABLE EPROM

1. GENERAL DESCRIPTION

The W27E02 is a high speed, low power consumption Electrically Erasable and Programmable Read

Only Memory organized as 262,144

×

8 bits. It requires only one supply in the range of 5.0V

±

10% in

normal read mode. The W27E02 provides an electrical chip erase function.

2. FEATURES

•

Single power supply voltage: 5.0V

±10%

High speed access time: 70/90 nS (max.)

Read operating current: 30 mA (max.)

Erase/Programming operating current:

30 mA (max.)

Standby current: 20

µA

(max.)

+12V erase/programming voltage

•

Fully static operation

•

All inputs and outputs directly TTL/CMOS

compatible

•

Three-state outputs

•

Available packages: 32-pin 600 mil DIP, 32-lead

PLCC and 32-lead STSOP

3. PIN CONFIGURATIONS

4. BLOCK DIAGRAM

V

DD

Vss

V

PP

Vpp

A16

A15

A12

A7

A6

A5

A4

A3

A2

A1

A0

Q0

Q1

Q2

Vss

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

32-pin

PDIP

32

31

30

29

28

27

26

25

24

23

22

21

20

19

18

17

V

DD

#PGM

A17

A14

A13

A8

A9

A11

#OE

A10

#CE

Q7

Q6

Q5

Q4

Q3

A7

A6

A5

A4

A3

A2

A1

A0

Q0

4

5

6

7

8

9

10

11

12 1

13 4

3 2

1

A A A

1 1 1

2 5 6

V

p

#

V P A

D G 1

D M

7

3

2

3

1

3

0 29

28

27

26

25

24

23

2 22

0 21

#PGM

#CE

#OE

CONTROL

OUTPUT

BUFFER

Q0

.

Q7

32-lead PLCC

1

5

1

6

1 1

7 8

1

9

A14

A13

A8

A9

A11

#OE

A10

#CE

Q7

A0

.

A17

DECODER

CORE

ARRAY

Q Q V Q Q Q Q

1 2 s 3 4 5 6

s

5. PIN DESCRIPTION

A11

A9

A8

A13

A14

A17

#PGM

V

DD

V

PP

A16

A15

A12

A7

A6

A5

A4

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

32

31

30

29

28

27

32-lead STSOP

26

25

24

23

22

21

20

19

18

17

#OE

A10

#CE

Q7

Q6

Q5

Q4

Q3

V SS

Q2

Q1

Q0

A0

A1

A2

A3

SYMBOL

A0

−

A17

Q0

−

Q7

#CE

#OE

#PGM

V

PP

V

DD

Vss

NC

DESCRIPTION

Address Inputs

Data Inputs/Outputs

Chip Enable

Output Enable

Program Enable

Program/Erase Supply Voltage

Power Supply

Ground

No Connection

-1-

Publication Release Date: May 30, 2002

Revision A1

Preliminary W27E02

6. FUNCTIONAL DESCRIPTION

Read Mode

Like conventional UVEPROMs, the W27E02 has two control functions and both of these produce data at

the outputs.

#CE is for power control and chip select. #OE controls the output buffer to gate data to the output pins.

When addresses are stable, the address access time (T

ACC

) is equal to the delay from #CE to output

(T

CE

), and data are available at the outputs T

OE

after the falling edge of #OE, if T

ACC

and T

CE

timings

are met.

Erase Mode

The erase operation is the only way to change data from "0" to "1." Unlike conventional UVEPROMs,

which use ultraviolet light to erase the contents of the entire chip (a procedure that requires up to half an

hour), the W27E02 uses electrical erasure. Generally, the chip can be erased within 100 mS by using an

EPROM writer with a special erase algorithm.

There are two ways to enter Erase mode. One is to raise V

PP

to V

PE

(12V), V

DD

= V

CE

(5.0V ), #CE low,

#OE high, A9 = V

HH

(12V), and all other address pins are kept at fixed low or high. Pulsing #PGM low

starts the erase operation. The other way is somewhat like flash, by programming two consecutive

commands into the device and then enter Erase mode. The two commands are loading Data = AA(hex)

to Addr. = 5555(hex) and Data = 10(hex) to Addr. = 2AAA(hex). Be careful to note that the #PGM pulse

widths of these two commands are different: One is 100

µS,

while the other is 100 mS. Please refer to

the Smart Erase Algorithm 1 & 2.

Erase Verify Mode

After an erase operation, all of the bytes in the chip must be verified to check whether they have been

successfully erased to "1" or not. The erase verify mode automatically ensures a substantial erase

margin. This mode will be entered after the erase operation if V

DD

= V

PE

(5.0V ), #CE low, and #OE low,

#PGM high

.

Program Mode

Programming is performed exactly as it is in conventional UVEPROMs, and programming is the only

way to change cell data from "1" to "0." The program mode is entered when V

PP

is raised to V

PP

(12V),

V

DD

= V

CP

(5.0V ), #CE low, #OE high, the address pins equal the desired addresses, and the input pins

equal the desired inputs. Pulsing #PGM low starts the programming operation.

Program Verify Mode

All of the bytes in the chip must be verified to check whether they have been successfully programmed

with the desired data or not. Hence, after each byte is programmed, a program verify operation should

be performed. The program verify mode automatically ensures a substantial program margin. This mode

will be entered after the program operation if V

PP

= V

PP

(12V), #CE low, #OE low

,

and #PGM high.

Erase/Program Inhibit

Erase or program inhibit mode allows parallel erasing or programming of multiple chips with different

data. When #CE high, erasing or programming of non-target chips is inhibited, so that except for the

#CE, the W27E02 may have common inputs.

-2-

Preliminary W27E02

Standby Mode

The standby mode significantly reduces V

DD

current. This mode is entered when #CE high. In standby

mode, all outputs are in a high impedance state, independent of #OE and #PGM.

Two-line Output Control

Since EPROMs are often used in large memory arrays, the W27E02 provides two control inputs for

multiple memory connections. Two-line control provides for lowest possible memory power dissipation

and ensures that data bus contention will not occur.

System Considerations

EPROM power switching characteristics require careful device decoupling. System designers are

concerned with three supply current issues: standby current levels (I

SB

), active current levels (I

CC

), and

transient current peaks produced by the falling and rising edges of #CE. Transient current magnitudes

depend on the device output's capacitive and inductive loading. Two-line control and proper decoupling

capacitor selection will suppress transient voltage peaks. Each device should have a 0.1

µF

ceramic

capacitor connected between its V

DD

and Vss. This high frequency, low inherent-inductance capacitor

should be placed as close as possible to the device. Additionally, for every eight devices, a 4.7

µF

electrolytic capacitor should be placed at the array's power supply connection between V

DD

and Vss.

The bulk capacitor will overcome voltage slumps caused by PC board trace inductances.

7. TABLE OF OPERATING MODES

V

DD

= 5.0V

±10

%, Vpp = Vp

E

= V

HH

= 12V, V

CP

= V

PE

= V

CE

= 5.0V, X = V

IH

or V

IL

PINS

MODE

#CE

#OE

#PGM

A0

A9

OTER

ADDR

V

DD

V

PP

OUTPUTS

Read

Output Disable

Standby (TTL)

Standby (CMOS)

Program

Program Verify

Program Inhibit

Erase1

Erase2

Erase Verify

Erase Inhibit

Product Identifier -

Manufacturer

Product Identifier -

Device

V

IL

V

IL

V

IH

V

DD

±0.3V

V

IL

V

IL

V

IH

V

IL

V

IL

V

IL

V

IH

V

IL

V

IL

V

IL

V

IH

X

V

IH

V

IL

X

V

IH

V

IH

V

IL

X

V

IL

V

IL

X

V

IL

V

IH

X

V

IL

V

IL

V

IH

X

V

DD

V

DD

V

DD

V

DD

V

CP

V

CP

V

CP

V

CE

V

CE

V

CE

V

PE

V

CE

V

DD

V

DD

V

DD

V

DD

V

DD

V

DD

V

PP

V

PP

V

PP

V

PE

V

CP

V

CP

V

PP

V

PE

V

DD

V

DD

D

OUT

High Z

D

IN

D

OUT

High Z

FF (Hex)

AA (Hex)

10 (Hex)

D

OUT

High Z

DA (Hex)

85 (Hex)

X

V

IL

V

PE

First command:

Addr. = 5555 (hex)

Second command:

Addr. = 2AAA (hex)

X

V

IL

V

IH

V

HH

V

HH

X

-3-

Publication Release Date: May 30, 2002

Revision A1

Preliminary W27E02

8. DC CHARACTERISTICS

Absolute Maximum Ratings

PARAMETER

Operation Temperature

Storage Temperature

Voltage on all Pins with Respect to Ground Except V

DD,

V

PP

and A9 Pins

Voltage on V

DD

Pin with Respect to Ground

Voltage on V

PP

Pin with Respect to Ground

Voltage on A9 Pin with Respect to Ground

RATING

0 to +70

-65 to +125

-0.5 to V

DD

+0.5

-0.5 to +7.0

-0.5 to +14.5

UNIT

°C

V

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability

of the device.

9. CAPACITANCE

(V

DD

= 5.0V

±10%,

T

A

= 25° C, f = 1 MHz)

PARAMETER

Input Capacitance

Output Capacitance

SYMBOL

C

IN

C

OUT

CONDITIONS

V

IN

= 0V

V

OUT

= 0V

MAX.

6

12

UNIT

pF

10. READ OPERATION DC CHARACTERISTICS

(V

DD

= 5.0V

±10%,

T

A

= 0 to 70° C)

PARAMETER

Input Load Current

Output Leakage

Current

Standby V

DD

Current

(TTL input)

Standby V

DD

Current

(CMOS input)

V

DD

Operating Current

V

PP

Operating Current

Input Low Voltage

Input High Voltage

Output Low Voltage

Output High Voltage

V

PP

Operating Voltage

SYM.

I

LI

I

LO

I

SB

I

SB

1

I

CC

I

PP

V

IL

V

IH

V

OL

V

OH

V

PP

CONDITIONS

V

IN

= 0V to V

DD

V

OUT

= 0V to V

DD

#CE = V

IH

#CE = V

DD

±0.2V

#CE = V

IL,

I

OUT

= 0 mA,

f = 5 MHz

V

PP

= V

DD

-

I

OL

= 1.6 mA

I

OH

= -0.1 mA

-

LIMITS

MIN.

-5

-10

-

-0.3

2.0

-

2.4

V

DD -

0.7

TYP.

-

MAX.

5

10

1

100

30

10

0.8

V

DD

+0.5

0.4

-

V

DD

UNIT

µA

mA

µA

mA

µA

V

-4-

Preliminary W27E02

Program/Erase DC Characteristics

(T

A

= 25° C, V

DD

= 5.0V

±10

%, V

HH

= 12V)

PARAMETER

Input Load Current

V

DD

Program Current

V

DD

Erase Current

V

PP

Program Current

V

PP

Erase Current

Input Low Voltage

Input High Voltage

Output Low Voltage (Verify)

Output High Voltage (Verify)

A9 Silicon I.D. Voltage

A9 Erase Voltage

V

PP

Program Voltage

V

PP

Erase Voltage

V

DD

Supply Voltage

(Program)

V

DD

Supply Voltage (Erase)

V

DD

Supply Voltage (Erase

Verify)

SYM.

I

LI

I

CP

I

CE

I

PP

I

PE

V

IL

V

IH

V

OL

V

OH

V

ID

V

ID

V

PP

V

PE

V

CP

V

CE

V

PE

CONDITIONS

MIN.

V

IN

= V

IL

or V

IH

#CE = V

IL,

#OE = V

IH,

#PGM = V

IL

#CE = V

IL,

#OE = V

IH,

#PGM = V

IL

, A9 = V

HH

#CE = V

IL,

#OE = V

IH,

#PGM = V

IL

#CE = V

IL,

#OE = V

IH,

#PGM = V

IL

, A9 = V

HH

-

I

OL

= 2.1 mA

I

OH

= -0.4 mA

-

-10

-

-0.3

2.4

-

2.4

11.5

11.75

4.5

-

LIMITS

TYP.

-

12.0

5.0

MAX.

10

30

0.8

5.5

0.45

-

12.5

14.25

12.25

14.25

5.5

-

UNIT

µA

mA

V

Note: V

DD

must be applied simultaneously or before V

PP

and removed simultaneously or after V

PP

.

-5-

Publication Release Date: May 30, 2002

Revision A1

More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

W27E02-70 Related Products

	W27E02-70	W27E02Q-90	W27E02P-70	W27E02P-90	W27E02Q-70	W27E02-90
Description	EEPROM, 256KX8, 70ns, Parallel, CMOS, PDIP32, 0.600 INCH, PLASTIC, DIP-32	EEPROM, 256KX8, 90ns, Parallel, CMOS, PDSO32, 8 X 14 MM, STSOP-32	EEPROM, 256KX8, 70ns, Parallel, CMOS, PQCC32, PLASTIC, LCC-32	EEPROM, 256KX8, 90ns, Parallel, CMOS, PQCC32, PLASTIC, LCC-32	EEPROM, 256KX8, 70ns, Parallel, CMOS, PDSO32, 8 X 14 MM, STSOP-32	EEPROM, 256KX8, 90ns, Parallel, CMOS, PDIP32, 0.600 INCH, PLASTIC, DIP-32
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible
Maker	Winbond Electronics Corporation	Winbond Electronics Corporation	Winbond Electronics Corporation	Winbond Electronics Corporation	Winbond Electronics Corporation	Winbond Electronics Corporation
Parts packaging code	DIP	TSOP	QFJ	QFJ	TSOP	DIP
package instruction	DIP, DIP32,.6	TSOP1, TSSOP32,.56,20	PLASTIC, LCC-32	QCCJ, LDCC32,.5X.6	TSOP1, TSSOP32,.56,20	DIP, DIP32,.6
Contacts	32	32	32	32	32	32
Reach Compliance Code	unknown	unknown	unknown	unknown	unknown	unknown
ECCN code	3A991.B.1.B.1	3A991.B.1.B.1	3A991.B.1.B.1	3A991.B.1.B.1	3A991.B.1.B.1	3A991.B.1.B.1
Maximum access time	70 ns	90 ns	70 ns	90 ns	70 ns	90 ns
command user interface	NO	NO	NO	NO	NO	NO
Data polling	NO	NO	NO	NO	NO	NO
JESD-30 code	R-PDIP-T32	R-PDSO-G32	R-PQCC-J32	R-PQCC-J32	R-PDSO-G32	R-PDIP-T32
JESD-609 code	e0	e0	e0	e0	e0	e0
length	41.91 mm	12.4 mm	13.97 mm	13.97 mm	12.4 mm	41.91 mm
memory density	2097152 bit	2097152 bit	2097152 bit	2097152 bit	2097152 bit	2097152 bit
Memory IC Type	EEPROM	EEPROM	EEPROM	EEPROM	EEPROM	EEPROM
memory width	8	8	8	8	8	8
Number of functions	1	1	1	1	1	1
Number of terminals	32	32	32	32	32	32
word count	262144 words	262144 words	262144 words	262144 words	262144 words	262144 words
character code	256000	256000	256000	256000	256000	256000
Operating mode	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS
Maximum operating temperature	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C
organize	256KX8	256KX8	256KX8	256KX8	256KX8	256KX8
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	DIP	TSOP1	QCCJ	QCCJ	TSOP1	DIP
Encapsulate equivalent code	DIP32,.6	TSSOP32,.56,20	LDCC32,.5X.6	LDCC32,.5X.6	TSSOP32,.56,20	DIP32,.6
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	SMALL OUTLINE, THIN PROFILE	CHIP CARRIER	CHIP CARRIER	SMALL OUTLINE, THIN PROFILE	IN-LINE
Parallel/Serial	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL	PARALLEL
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	240	225	225	240	NOT SPECIFIED
power supply	5 V	5 V	5 V	5 V	5 V	5 V
Programming voltage	5 V	5 V	5 V	5 V	5 V	5 V
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	5.33 mm	1.2 mm	3.56 mm	3.56 mm	1.2 mm	5.33 mm
Maximum standby current	0.0001 A	0.0001 A	0.0001 A	0.0001 A	0.0001 A	0.0001 A
Maximum slew rate	0.03 mA	0.03 mA	0.03 mA	0.03 mA	0.03 mA	0.03 mA
Maximum supply voltage (Vsup)	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V
Minimum supply voltage (Vsup)	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	NO	YES	YES	YES	YES	NO
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL
Terminal surface	TIN LEAD	TIN LEAD	TIN LEAD	TIN LEAD	TIN LEAD	TIN LEAD
Terminal form	THROUGH-HOLE	GULL WING	J BEND	J BEND	GULL WING	THROUGH-HOLE
Terminal pitch	2.54 mm	0.5 mm	1.27 mm	1.27 mm	0.5 mm	2.54 mm
Terminal location	DUAL	DUAL	QUAD	QUAD	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	30	30	30	30	NOT SPECIFIED
switch bit	NO	NO	NO	NO	NO	NO
width	15.24 mm	8 mm	11.43 mm	11.43 mm	8 mm	15.24 mm

Recommended Resources

JK8 proximity switch circuit

TDA1552Q power amplifier circuit diagram

Multifunctional frequency counting circuit

Producing RF modulator circuit for Zhongbao camcorder

Voltage regulation, charging and inverter three-purpose instrument circuit

DC motor PWM speed regulation circuit

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components