W9816G6JH-6I datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > W9816G6JH-6I

W9816G6JH-6I: Description512K X 2 BANKS X 16 BITS SDRAM; File Size939KB，42 Pages; ManufacturerWinbond Electronics Corporation; Websitehttp://www.winbond.com.tw

Download Datasheet Compare View All

W9816G6JH-6I Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	W9816G6JH-6I	-	-	View	Buy Now

W9816G6JH-6I Overview

512K X 2 BANKS X 16 BITS SDRAM

Preview

Download Datasheet

View All

W9816G6JH

512K



2 BANKS



16 BITS SDRAM

Table of Contents-

GENERAL DESCRIPTION ......................................................................................................... 3

FEATURES ................................................................................................................................. 3

ORDER INFORMATION ............................................................................................................. 4

PIN CONFIGURATION ............................................................................................................... 4

PIN DESCRIPTION..................................................................................................................... 5

BLOCK DIAGRAM ...................................................................................................................... 6

FUNCTIONAL DESCRIPTION.................................................................................................... 7

7.1

Power Up and Initialization ............................................................................................. 7

7.2

Programming Mode Register .......................................................................................... 7

7.3

Bank Activate Command ................................................................................................ 7

7.4

Read and Write Access Modes ...................................................................................... 7

7.5

Burst Read Command .................................................................................................... 8

7.6

Burst Write Command .................................................................................................... 8

7.7

Read Interrupted by a Read ........................................................................................... 8

7.8

Read Interrupted by a Write ............................................................................................ 8

7.9

Write Interrupted by a Write ............................................................................................ 8

7.10 Write Interrupted by a Read ............................................................................................ 8

7.11 Burst Stop Command ..................................................................................................... 9

7.12 Addressing Sequence of Sequential Mode .................................................................... 9

7.13 Addressing Sequence of Interleave Mode ...................................................................... 9

7.14 Auto-precharge Command ........................................................................................... 10

7.15 Precharge Command .................................................................................................... 10

7.16 Self Refresh Command ................................................................................................ 10

7.17 Power Down Mode ....................................................................................................... 11

7.18 No Operation Command ............................................................................................... 11

7.19 Deselect Command ...................................................................................................... 11

7.20 Clock Suspend Mode .................................................................................................... 11

OPERATION MODE ................................................................................................................. 12

ELECTRICAL CHARACTERISTICS ......................................................................................... 13

9.1

Absolute Maximum Ratings .......................................................................................... 13

9.2

Recommended DC Operating Conditions .................................................................... 13

9.3

Capacitance .................................................................................................................. 13

9.4

DC Characteristics ........................................................................................................ 14

9.5

AC Characteristics ........................................................................................................ 15

TIMING WAVEFORMS ............................................................................................................. 17

10.1 Command Input Timing ................................................................................................ 17

10.2 Read Timing.................................................................................................................. 18

10.3 Control Timing of Input/Output Data ............................................................................. 19

10.4 Mode Register Set Cycle .............................................................................................. 20

Publication Release Date: Dec. 27, 2016

Revision: A02

-1-

10.

W9816G6JH

11.

OPERATING TIMING EXAMPLE ............................................................................................. 21

11.1 Interleaved Bank Read (Burst Length = 4, CAS Latency = 3) ...................................... 21

11.2 Interleaved Bank Read (Burst Length = 4, CAS Latency = 3, Auto-precharge) ........... 22

11.3 Interleaved Bank Read (Burst Length = 8, CAS Latency = 3) ...................................... 23

11.4 Interleaved Bank Read (Burst Length = 8, CAS Latency = 3, Auto-precharge) ........... 24

11.5 Interleaved Bank Write (Burst Length = 8) ................................................................... 25

11.6 Interleaved Bank Write (Burst Length = 8, Auto-precharge) ........................................ 26

11.7 Page Mode Read (Burst Length = 4, CAS Latency = 3) .............................................. 27

11.8 Page Mode Read / Write (Burst Length = 8, CAS Latency = 3) ................................... 28

11.9 Auto Precharge Read (Burst Length = 4, CAS Latency = 3) ........................................ 29

11.10 Auto Precharge Write (Burst Length = 4) .................................................................... 30

11.11 Auto Refresh Cycle ..................................................................................................... 31

11.12 Self Refresh Cycle ....................................................................................................... 32

11.13 Burst Read and Single Write (Burst Length = 4, CAS Latency = 3)............................ 33

11.14 Power Down Mode ...................................................................................................... 34

11.15 Auto-precharge Timing (Read Cycle) .......................................................................... 35

11.16 Auto-precharge Timing (Write Cycle) .......................................................................... 36

11.17 Timing Chart of Read to Write Cycle ........................................................................... 37

11.18 Timing Chart of Write to Read Cycle ........................................................................... 37

11.19 Timing Chart of Burst Stop Cycle (Burst Stop Command) .......................................... 38

11.20 Timing Chart of Burst Stop Cycle (Precharge Command) .......................................... 38

11.21 CKE/DQM Input Timing (Write Cycle) ......................................................................... 39

11.22 CKE/DQM Input Timing (Read Cycle) ......................................................................... 40

PACKAGE SPECIFICATION .................................................................................................... 41

REVISION HISTORY ................................................................................................................ 42

12.

13.

Publication Release Date: Dec. 27, 2016

Revision: A02

-2-

W9816G6JH

1. GENERAL DESCRIPTION

W9816G6JH is a high-speed synchronous dynamic random access memory (SDRAM), organized as

512K words



2 banks



16 bits. W9816G6JH delivers a data bandwidth of up to 200M words per

second. To fully comply with the personal computer industrial standard, W9816G6JH is sorted into the

following speed grades: -5, -6, -6I, -7 and -7I.

The -5 grade parts can run up to 200MHz/CL3.

The -6 and -6I grade parts can run up to 166MHz/CL3 (the -6I industrial grade parts which is

guaranteed to support -40°C ≤ T

≤ 85°C).

The -7 and -7I grade parts can run up to 143MHz/CL3 (the -7I industrial grade parts which is

guaranteed to support -40°C ≤ T

≤ 85°C).

Accesses to the SDRAM are burst oriented. Consecutive memory location in one page can be

accessed at a burst length of 1, 2, 4, 8 or full page when a bank and row is selected by an ACTIVE

command. Column addresses are automatically generated by the SDRAM internal counter in burst

operation. Random column read is also possible by providing its address at each clock cycle. The

multiple bank nature enables interleaving among internal banks to hide the precharging time.

By having a programmable Mode Register, the system can change burst length, latency cycle,

interleave or sequential burst to maximize its performance. W9816G6JH is ideal for main memory in

high performance applications.

2. FEATURES



3.3V ± 0.3V power supply for -5/-6/-6I speed grades

2.7V~3.6V power supply for -7/-7I speed grades

Up to 200 MHz Clock Frequency

524,288 words x 2 banks x 16 bits organization

Self Refresh current: standard and low power

CAS Latency: 2 and 3

Burst Length: 1, 2, 4, 8 and Full Page

Burst Read, Single Writes Mode

Byte Data Controlled by LDQM, UDQM

Auto-precharge and Controlled Precharge

2K Refresh Cycles/32 mS

Interface: LVTTL

Packaged in 50-pin, 400 mil TSOP II, using Lead free materials with RoHS compliant

Publication Release Date: Dec. 27, 2016

Revision: A02

-3-

W9816G6JH-6I Related Products

	W9816G6JH-6I	W9816G6JH	W9816G6JH-5	W9816G6JH-6	W9816G6JH-7I	W9816G6JH-7
Description	512K X 2 BANKS X 16 BITS SDRAM	512K X 2 BANKS X 16 BITS SDRAM	512K X 2 BANKS X 16 BITS SDRAM	512K X 2 BANKS X 16 BITS SDRAM	512K X 2 BANKS X 16 BITS SDRAM	512K X 2 BANKS X 16 BITS SDRAM

Recommended Resources

Squelch tuned audio switching/mixing

Gain 10000 Thermocouple Amplifier

Application of motor drive circuit in automatic tracking car model

Button and contactor double interlock control forward and reverse start circuit

High input impedance, high output current voltage follower

DZW75-48/50(50II) high frequency conversion circuit

Test-driven embedded C language development: "Test-Driven Embedded C Development" introduces in depth how to apply test-driven development methods to embedded C development. The first part introduces two open source test frameworks and develops ...; arui1999 Download Centre

Definitions and Differences of EMI, EMS and EMC: The difference in the definitions of EMI, EMS and EMC: EMI stands for Electromagnetic Interference, which refers to the electromagnetic waves generated by electronic equipment during its own operation...; MartinFowler Power technology

What affects the output distortion of an op amp?: As shown in the figure, the yellow is the input signal, and the blue is the output signal amplified 100 times. [color=#ff0000]Why is the peak value of the output signal fluctuating? [/color] The op am...; sfcsdc Analog electronics

Anlu SparkRoad Development Board Review (2) Simple Operation of Integrated Development Environment: The FPGA integrated development environment provided by Anlu has a grand name: Tang Dynasty, or TD for short. Its functions are similar to those of Altera's Quartus II and Xilinx's ISE. 　　After instal...; cruelfox Domestic Chip Exchange

[RISC-V MCU CH32V103 Evaluation] 2. Compilation Environment and Routine Import: RISC-V has several advantages over ARM, but the most important one is that it is open source, which means it is free. This is a huge difference from ARM, which charges a licensing fee. So, why not use...; ddllxxrr Domestic Chip Exchange

I need help with a short circuit problem. A short circuit in one peripheral caused damage to other modules with the same ground. Can anyone help me?: As shown in the figure above, after the TVS tube SMAJ58A has degraded in performance and turned into a low-resistance state (it may also break down and short-circuit), the current of the 48V power sup...; xiaoxi8592 Switching Power Supply Study Group

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components