VJ1206Y183KLCAR68 datasheet, PDF

Datasheet> All Categories > Passive components> capacitor> VJ1206Y183KLCAR68

VJ1206Y183KLCAR68: DescriptionCAPACITOR, CERAMIC, MULTILAYER, 200 V, X7R, 0.018 uF, SURFACE MOUNT, 1206, CHIP; CategoryPassive components capacitor; File Size130KB，15 Pages; ManufacturerVishay; Websitehttp://www.vishay.com

Download Datasheet Parametric View All

VJ1206Y183KLCAR68 Overview

CAPACITOR, CERAMIC, MULTILAYER, 200 V, X7R, 0.018 uF, SURFACE MOUNT, 1206, CHIP

VJ1206Y183KLCAR68 Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Vishay
package instruction	, 1206
Reach Compliance Code	compliant
ECCN code	EAR99
capacitance	0.018 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	1.7 mm
JESD-609 code	e0
length	3.2 mm
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	10%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
Package form	SMT
method of packing	TR, EMBOSSED PLASTIC, 11.25/13 INCH
positive tolerance	10%
Rated (DC) voltage (URdc)	200 V
size code	1206
surface mount	YES
Temperature characteristic code	X7R
Temperature Coefficient	15% ppm/°C
Terminal surface	Tin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Terminal shape	WRAPAROUND
width	1.6 mm

Preview

Download Datasheet

View All

VJ Hi-Rel Series

www.vishay.com

Vishay Vitramon

Surface Mount Multilayer Ceramic Chip Capacitors

for High Reliability Applications

FEATURES

• Manufactured with a combination of design,

materials and tight process control to

achieve very high field reliability

• C0G (NP0) and X7R/X5R dielectrics offered

• MIL-PRF-55681 qualified production line

• Reliability maintenance testing to verify

consistent quality

(X5R max. test temperature: + 85 °C)

• Available with group A and C screening

• Available with only group A screening

• Available with only voltage conditioning

• Customized certification available on request to meet your

quality requirements

• Available with tin-lead barrier terminations order code “L”

• Wet build process

• Reliable Noble Metal Electrode (NME) system

• Material categorization: For definitions of compliance

please see

www.vishay.com/doc?99912

Note

Lead (Pb)-containing terminations are not RoHS-compliant.

Exemptions may apply.

APPLICATIONS

• System critical medical applications

• Mission critical military and aerospace applications

ELECTRICAL SPECIFICATIONS

C0G (NP0)

GENERAL SPECIFICATION

Note

Electrical characteristics at + 25 °C unless otherwise specified

X7R/X5R

GENERAL SPECIFICATION

Note

Electrical characteristics at + 25 °C unless otherwise specified

Operating Temperature:

- 55 °C to + 125 °C

Capacitance Range:

0.5 pF to 56 nF

Voltage Range:

10 V

to 600 V

Temperature Coefficient of Capacitance (TCC)

0 ppm/°C ± 30 ppm/°C from - 55 °C to + 125 °C

Dissipation Factor (DF)

0.1 % maximum at 1.0 V

RMS

and

1 MHz for values



1000 pF

0.1 % maximum at 1.0 V

RMS

and

1 kHz for values > 1000 pF

Insulating Resistance

At + 25 °C 100 000 M min. or 1000

F

whichever is less

At + 125 °C 10 000 M min. or 100

F

whichever is less

Aging Rate:

0 % maximum per decade

Dielectric Strength Test

Performed per method 103 of EIA 198-2-E.

Applied test voltages

250 % of rated voltage



200 V

-rated:

200 % of rated voltage

500 V

-rated:

630 V

-rated:

150 % of rated voltage

Operating Temperature:

- 55 °C to + 125 °C

Capacitance Range:

100 pF to 6.8 μF

Voltage Range:

6.3 V

to 500 V

Temperature Coefficient of Capacitance (TCC)

X5R: ± 15 % from - 55 °C to + 85 °C, with 0 V

applied

X7R: ± 15 % from - 55 °C to + 125 °C, with 0 V

applied

Dissipation Factor (DF)



6.3 V, 10 V ratings: 5 % maximum at 1.0 V

RMS

and 1 kHz

16 V, 25 V ratings: 3.5 % maximum at 1.0 V

RMS

and 1 kHz



50 V ratings: 2.5 % maximum at 1.0 V

RMS

and 1 kHz

Insulating Resistance

At + 25 °C 100 000 M min. or 1000

F

whichever is less

At + 125 °C 10 000 M min. or 100

F

whichever is less

Aging Rate:

1 % maximum per decade

Dielectric Strength Test

Performed per method 103 of EIA 198-2-E.

Applied test voltages

250 % of rated voltage



250 V

-rated:

min. 150 % of rated voltage

500 V

-rated:

630 V

DC,

1000 V

-rated:

150 % of rated voltage

1500 V

, 3000 V

-rated:

120 % of rated voltage

Revision: 15-May-12

Document Number: 45200

For technical questions, contact:

mlcc@vishay.com

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT

ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT

www.vishay.com/doc?91000

Recommended Resources

Furnace door interlock switch control circuit

TA7270P power amplifier circuit diagram

Milk thermostat controller circuit

STR11006 internal circuit diagram

Adjustable constant current source circuit diagram composed of op amp

Temperature sensor transmission circuit

Test-driven embedded C language development: "Test-Driven Embedded C Development" introduces in depth how to apply test-driven development methods to embedded C development. The first part introduces two open source test frameworks and develops ...; arui1999 Download Centre

Definitions and Differences of EMI, EMS and EMC: The difference in the definitions of EMI, EMS and EMC: EMI stands for Electromagnetic Interference, which refers to the electromagnetic waves generated by electronic equipment during its own operation...; MartinFowler Power technology

What affects the output distortion of an op amp?: As shown in the figure, the yellow is the input signal, and the blue is the output signal amplified 100 times. [color=#ff0000]Why is the peak value of the output signal fluctuating? [/color] The op am...; sfcsdc Analog electronics

Anlu SparkRoad Development Board Review (2) Simple Operation of Integrated Development Environment: The FPGA integrated development environment provided by Anlu has a grand name: Tang Dynasty, or TD for short. Its functions are similar to those of Altera's Quartus II and Xilinx's ISE. 　　After instal...; cruelfox Domestic Chip Exchange

[RISC-V MCU CH32V103 Evaluation] 2. Compilation Environment and Routine Import: RISC-V has several advantages over ARM, but the most important one is that it is open source, which means it is free. This is a huge difference from ARM, which charges a licensing fee. So, why not use...; ddllxxrr Domestic Chip Exchange

Verilog Implementation of SPI Serial Bus Interface: ...; 至芯科技FPGA大牛 FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components