datasheet
EEWORLDEEWORLDEEWORLD
Datasheet
Part Number

Keyword

Search
Keyword

Part Number

Search
Datasheet> All Categories > storage> storage> M374S1723ATS-C1L
PDF
Preview

M374S1723ATS-C1L

Description
Synchronous DRAM Module, 16MX72, 6ns, CMOS, DIMM-168
Categorystorage    storage   
File Size132KB，9 Pages
ManufacturerSAMSUNG
Websitehttp://www.samsung.com/Products/Semiconductor/
Download Datasheet Parametric Compare View All

M374S1723ATS-C1L Overview

Synchronous DRAM Module, 16MX72, 6ns, CMOS, DIMM-168

M374S1723ATS-C1L Parametric

Parameter NameAttribute value
MakerSAMSUNG
Parts packaging codeDIMM
package instruction,
Contacts168
Reach Compliance Codeunknown
ECCN codeEAR99
access modeFOUR BANK PAGE BURST
Maximum access time6 ns
Other featuresAUTO/SELF REFRESH
JESD-30 codeR-XDMA-N168
memory density1207959552 bit
Memory IC TypeSYNCHRONOUS DRAM MODULE
memory width72
Number of functions1
Number of ports1
Number of terminals168
word count16777216 words
character code16000000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize16MX72
Package body materialUNSPECIFIED
Package shapeRECTANGULAR
Package formMICROELECTRONIC ASSEMBLY
Certification statusNot Qualified
self refreshYES
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountNO
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formNO LEAD
Terminal locationDUAL

M374S1723ATS-C1L Preview

M374S1723ATS
M374S1723ATS SDRAM DIMM
PC100 Unbuffered DIMM
16Mx72 SDRAM DIMM with ECC based on 16Mx8, 4Banks, 4K Refresh, 3.3V Synchronous DRAMs with SPD
GENERAL DESCRIPTION
The Samsung M374S1723ATS is a 16M bit x 72 Synchronous
Dynamic RAM high density memory module. The Samsung
M374S1723ATS consists of nine CMOS 16M x 8 bit with 4banks
Synchronous DRAMs in TSOP-II 400mil package and a 2K
EEPROM in 8-pin TSSOP package on a 168-pin glass-epoxy
substrate. One 0.1uF and one 0.22 uF decoupling capacitors
are mounted on the printed circuit board in parallel for each
SDRAM.
The M374S1723ATS is a Dual In-line Memory Module and is
intended for mounting into 168-pin edge connector sockets.
Synchronous design allows precise cycle control with the use of
system clock. I/O transactions are possible on every clock cycle.
Range of operating frequencies, programmable latencies allows
the same device to be useful for a variety of high bandwidth,
high performance memory system applications.
FEATURE
• Performance range
Part No.
M374S1723ATS-C80
M374S1723ATS-C1H
M374S1723ATS-C1L
•
•
•
•
•
Max Freq. (Speed)
125MHz (8ns @ CL=3)
100MHz (10ns @ CL=2)
100MHz (10ns @ CL=3)
Burst mode operation
Auto & self refresh capability (4096 Cycles/64ms)
LVTTL compatible inputs and outputs
Single 3.3V
±
0.3V power supply
MRS cycle with address key programs
Latency (Access from column address)
Burst length (1, 2, 4, 8 & Full page)
Data scramble (Sequential & Interleave)
• All inputs are sampled at the positive going edge of the
system clock
• Serial presence detect with EEPROM
• PCB :
Height (1,375mil),
single sided component
PIN CONFIGURATIONS (Front side/back side)
Pin Front Pin
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
V
SS
DQ0
DQ1
DQ2
DQ3
V
DD
DQ4
DQ5
DQ6
DQ7
DQ8
V
SS
DQ9
DQ10
DQ11
DQ12
DQ13
V
DD
DQ14
DQ15
CB0
CB1
V
SS
NC
NC
V
DD
WE
DQM0
Front
Pin Front Pin
Back
V
SS
DQ32
DQ33
DQ34
DQ35
V
DD
DQ36
DQ37
DQ38
DQ39
DQ40
V
SS
DQ41
DQ42
DQ43
DQ44
DQ45
V
DD
DQ46
DQ47
CB4
CB5
V
SS
NC
NC
V
DD
CAS
DQM4
Pin
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
Back
DQM5
*CS1
RAS
V
SS
A1
A3
A5
A7
A9
BA0
A11
V
DD
*CLK1
*A12
V
SS
CKE0
*CS3
DQM6
DQM7
*A13
V
DD
NC
NC
CB6
CB7
V
SS
DQ48
DQ49
Pin
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
Back
DQ50
DQ51
V
DD
DQ52
NC
*V
REF
NC
V
SS
DQ53
DQ54
DQ55
V
SS
DQ56
DQ57
DQ58
DQ59
V
DD
DQ60
DQ61
DQ62
DQ63
V
SS
*CLK3
NC
**SA0
**SA1
**SA2
V
DD
29 DQM1 57 DQ18 85
58 DQ19 86
30
CS0
59
DU
31
V
DD
87
60 DQ20 88
32
V
SS
33
A0
61
NC
89
62 *V
REF
90
34
A2
63 *CKE1 91
A4
35
64
A6
36
V
SS
92
65 DQ21 93
A8
37
38 A10/AP 66 DQ22 94
67 DQ23 95
BA1
39
68
V
DD
40
V
SS
96
69 DQ24 97
41
V
DD
42 CLK0 70 DQ25 98
71 DQ26 99
V
SS
43
DU
44
72 DQ27 100
73
CS2
45
V
DD
101
46 DQM2 74 DQ28 102
47 DQM3 75 DQ29 103
76 DQ30 104
DU
48
V
DD
49
77 DQ31 105
78
NC
50
V
SS
106
79 CLK2 107
NC
51
80
CB2
52
NC 108
81
CB3
53
WP 109
82 **SDA 110
V
SS
54
55 DQ16 83 **SCL 111
56 DQ17 84
V
DD
112
PIN NAMES
Pin Name
A0 ~ A11
BA0 ~ BA1
DQ0 ~ DQ63
CB0 ~ CB7
CLK0, CLK2
CKE0
CS0, CS2
RAS
CAS
WE
DQM0 ~ 7
V
DD
V
SS
*V
REF
SDA
SCL
SA0 ~ 2
WP
DU
NC
Function
Address input (Multiplexed)
Select bank
Data input/output
Check bit (Data-in/data-out)
Clock input
Clock enable input
Chip select input
Row address strobe
Column address strobe
Write enable
DQM
Power supply (3.3V)
Ground
Power supply for reference
Serial data I/O
Serial clock
Address in EEPROM
Write protection
Don′t use
No connection
* These pins are not used in this module.
**
These pins should be NC in the system
which does not support SPD.
* SAMSUNG ELECTRONICS CO., Ltd. reserves the right to change products and specifications without notice.
Rev. 0.0 Aug. 1999
M374S1723ATS
PIN CONFIGURATION DESCRIPTION
Pin
CLK
CS
Name
System clock
Chip select
PC100 Unbuffered DIMM
Input Function
Active on the positive going edge to sample all inputs.
Disables or enables device operation by masking or enabling all inputs except
CLK, CKE and DQM.
Masks system clock to freeze operation from the next clock cycle.
CKE should be enabled at least one cycle prior to new command.
Disable input buffers for power down in standby.
CKE should be enabled 1CLK+t
SS
prior to valid command.
Row/column addresses are multiplexed on the same pins.
Row address : RA0 ~ RA11, Column address : CA0 ~ CA9
Selects bank to be activated during row address latch time.
Selects bank for read/write during column address latch time.
Latches row addresses on the positive going edge of the CLK with RAS low.
Enables row access & precharge.
Latches column addresses on the positive going edge of the CLK with CAS low.
Enables column access.
Enables write operation and row precharge.
Latches data in starting from CAS, WE active.
Makes data output Hi-Z, t
SHZ
after the clock and masks the output.
Blocks data input when DQM active. (Byte masking)
Data inputs/outputs are multiplexed on the same pins.
Check bits for ECC.
WP pin is connected to V
SS
through 47KΩ Resistor.
When WP is "high", EEPROM Programming will be inhibited and the entire memory will
be write-protected.
Power and ground for the input buffers and the core logic.
CKE
Clock enable
A0 ~ A11
BA0 ~ BA1
RAS
CAS
WE
DQM0 ~ 7
DQ0 ~ 63
CB0 ~ 7
WP
V
DD
/V
SS
Address
Bank select address
Row address strobe
Column address strobe
Write enable
Data input/output mask
Data input/output
Check bit
Write protection
Power supply/ground
Rev. 0.0 Aug. 1999
M374S1723ATS
FUNCTIONAL BLOCK DIAGRAM
CS0
DQM0
PC100 Unbuffered DIMM
•
DQM4
DQM
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
DQM1
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
CS
U0
DQ32
DQ33
DQ34
DQ35
DQ36
DQ37
DQ38
DQ39
DQM5
DQM
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
CS
U5
DQM
DQ8
DQ9
DQ10
DQ11
DQ12
DQ13
DQ14
DQ15
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
CS
U1
DQ40
DQ41
DQ42
DQ43
DQ44
DQ45
DQ46
DQ47
DQM6
DQM
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
CS
U6
DQM
CB0
CB1
CB2
CB3
CB4
CB5
CB6
CB7
CS2
DQM2
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
CS
U2
DQM
DQ48
DQ49
DQ50
DQ51
DQ52
DQ53
DQ54
DQ55
DQM7
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
CS
U7
•
DQM
CS
U3
DQ16
DQ17
DQ18
DQ19
DQ20
DQ21
DQ22
DQ23
DQM3
DQ24
DQ25
DQ26
DQ27
DQ28
DQ29
DQ30
DQ31
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
DQM
DQ56
DQ57
DQ58
DQ59
DQ60
DQ61
DQ62
DQ63
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
CS
U8
DQM
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
CS
U4
Serial PD
SCL
A0
A1
A2
•
SDA
WP
47KΩ
SA0 SA1 SA2
SDRAM U0 ~ U8
SDRAM U0 ~ U8
SDRAM U0 ~ U8
SDRAM U0 ~ U8
SDRAM U0 ~ U8
3.3pF
*1
CLK0/2
10Ω
•
•
•
A0 ~ An, BA0 & 1
RAS
CAS
WE
CKE0
10Ω
DQn
V
DD
Vss
•
•
•
•
•
U0/U3
U5/U7
U1/U4
U6/U8
U2
Every DQpin of SDRAM
CLK1/3
One 0.1uF and one 0.22 uF Cap.
To all SDRAMs
per each SDRAM
*1 : For 4 loads, CLK2 only.
10Ω
10pF
Rev. 0.0 Aug. 1999
M374S1723ATS
ABSOLUTE MAXIMUM RATINGS
Parameter
Voltage on any pin relative to Vss
Voltage on V
DD
supply relative to Vss
Storage temperature
Power dissipation
Short circuit current
Symbol
V
IN
, V
OUT
V
DD
, V
DDQ
T
STG
P
D
I
OS
PC100 Unbuffered DIMM
Value
-1.0 ~ 4.6
-1.0 ~ 4.6
-55 ~ +150
9
50
Unit
V
V
°C
W
mA
Note :
Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded.
Functional operation should be restricted to recommended operating condition.
Exposure to higher than recommended voltage for extended periods of time could affect device reliability.
DC OPERATING CONDITIONS AND CHARACTERISTICS
Recommended operating conditions (Voltage referenced to V
SS
= 0V, T
A
= 0 to 70°C)
Parameter
Supply voltage
Input logic high voltage
Input logic low voltage
Output logic high voltage
Output logic low voltage
Input leakage current
Symbol
V
DD
, V
DDQ
V
IH
V
IL
V
OH
V
OL
I
LI
Min
3.0
2.0
-0.3
2.4
-
-10
Typ
3.3
3.0
0
-
-
-
Max
3.6
V
DDQ
+0.3
0.8
-
0.4
10
Unit
V
V
V
V
V
uA
1
2
I
OH
= -2mA
I
OL
= 2mA
3
Note
Notes :
1. V
IH
(max) = 5.6V AC. The overshoot voltage duration is
≤
3ns.
2. V
IL
(min) = -2.0V AC. The undershoot voltage duration is
≤
3ns.
3. Any input 0V
≤
V
IN
≤
V
DDQ.
Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.
CAPACITANCE
(V
DD
= 3.3V, T
A
= 23°C, f = 1MHz, V
REF
= 1.4V
±
200 mV)
Pin
Symbol
C
ADD
C
IN
C
CKE
C
CLK
C
CS
C
DQM
C
OUT1
C
OUT2
Min
28
28
28
18
18
8
9
9
Max
50
50
50
25
30
10
12
12
Unit
pF
pF
pF
pF
pF
pF
pF
pF
Address (A0 ~ A11, BA0 ~ BA1)
RAS, CAS, WE
CKE (CKE0)
Clock (CLK0, CLK2)
CS (CS0, CS2)
DQM (DQM0 ~ DQM7)
DQ (DQ0 ~ DQ63)
CB (CB0 ~ CB7)
Rev. 0.0 Aug. 1999
M374S1723ATS
DC CHARACTERISTICS
(Recommended operating condition unless otherwise noted, T
A
= 0 to 70°C)
Parameter
Symbol
Burst length = 1
t
RC
≥
t
RC
(min)
I
O
= 0 mA
CKE
≤
V
IL
(max), t
CC
= 10ns
CKE & CLK
≤
V
IL
(max), t
CC
=
∞
Test Condition
PC100 Unbuffered DIMM
Version
-80
-1H
990
9
9
180
-1L
990
Unit
Note
Operating current
(One bank active)
Precharge standby current in
power-down mode
I
CC1
I
CC2
P
I
CC2
PS
I
CC2
N
1,080
mA
1
mA
Precharge standby current in
non power-down mode
I
CC2
NS
Active standby current in
power-down mode
Active standby current in
non power-down mode
(One bank active)
I
CC3
P
I
CC3
PS
I
CC3
N
I
CC3
NS
CKE
≥
V
IH
(min), CS
≥
V
IH
(min), t
CC
= 10ns
Input signals are changed one time during 20ns
CKE
≥
V
IH
(min), CLK
≤
V
IL
(max), t
CC
=
∞
Input signals are stable
CKE
≤
V
IL
(max), t
CC
= 10ns
CKE & CLK
≤
V
IL
(max), t
CC
=
∞
CKE
≥
V
IH
(min), CS
≥
V
IH
(min), t
CC
= 10ns
Input signals are changed one time during 20ns
CKE
≥
V
IH
(min), CLK
≤
V
IL
(max), t
CC
=
∞
Input signals are stable
I
O
= 0 mA
Page burst
4Banks activated
t
CCD
= 2CLKs
t
RC
≥
t
RC
(min)
CKE
≤
0.2V
mA
63
45
45
270
180
mA
mA
mA
Operating current
(Burst mode)
Refresh current
Self refresh current
I
CC4
1,305
1,125
1,125
mA
1
I
CC5
I
CC6
1,980
1,890
14
1,890
mA
mA
2
Notes :
1. Measured with outputs open.
2. Refresh period is 64ms.
3. Unless otherwise noted, input swing level is CMOS(V
IH
/V
IL
=V
DDQ
/V
SSQ
)
Rev. 0.0 Aug. 1999
More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

M374S1723ATS-C1L Related Products

M374S1723ATS-C1L M374S1723ATS-C1H M374S1723ATS-C80
Description Synchronous DRAM Module, 16MX72, 6ns, CMOS, DIMM-168 Synchronous DRAM Module, 16MX72, 6ns, CMOS, DIMM-168 Synchronous DRAM Module, 16MX72, 6ns, CMOS, DIMM-168
Maker SAMSUNG SAMSUNG SAMSUNG
Parts packaging code DIMM DIMM DIMM
Contacts 168 168 168
Reach Compliance Code unknown unknown unknown
ECCN code EAR99 EAR99 EAR99
access mode FOUR BANK PAGE BURST FOUR BANK PAGE BURST FOUR BANK PAGE BURST
Maximum access time 6 ns 6 ns 6 ns
Other features AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH
JESD-30 code R-XDMA-N168 R-XDMA-N168 R-XDMA-N168
memory density 1207959552 bit 1207959552 bit 1207959552 bit
Memory IC Type SYNCHRONOUS DRAM MODULE SYNCHRONOUS DRAM MODULE SYNCHRONOUS DRAM MODULE
memory width 72 72 72
Number of functions 1 1 1
Number of ports 1 1 1
Number of terminals 168 168 168
word count 16777216 words 16777216 words 16777216 words
character code 16000000 16000000 16000000
Operating mode SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS
Maximum operating temperature 70 °C 70 °C 70 °C
organize 16MX72 16MX72 16MX72
Package body material UNSPECIFIED UNSPECIFIED UNSPECIFIED
Package shape RECTANGULAR RECTANGULAR RECTANGULAR
Package form MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY
Certification status Not Qualified Not Qualified Not Qualified
self refresh YES YES YES
Maximum supply voltage (Vsup) 3.6 V 3.6 V 3.6 V
Minimum supply voltage (Vsup) 3 V 3 V 3 V
Nominal supply voltage (Vsup) 3.3 V 3.3 V 3.3 V
surface mount NO NO NO
technology CMOS CMOS CMOS
Temperature level COMMERCIAL COMMERCIAL COMMERCIAL
Terminal form NO LEAD NO LEAD NO LEAD
Terminal location DUAL DUAL DUAL

Recommended Resources

Commonly used oil pump motor control circuits for presses

LED light wave communication transmitter

8031 microcomputer crash self-reset system

Telephone ring aid

DT860 type 3 1/2 digit automatic range digital multimeter circuit

Laser transmitter linearity control circuit

Is there any brother who is familiar with the xinlix system and software after reverse recompiling?
Is there any brother who is familiar with the xinlix system and software after reverse recompiling? My current project needs it. If you are interested, please contact me!...
zbhdpx FPGA/CPLD
Today's broadcast starts at 10:00: Focus on "TI FPD-Link III automotive chipset", the ideal solution for automotive video transmission
Live broadcast time: 10:00-11:30 today Live Topic: TI FPD-Link III automotive chipset, ideal solution for automotive video transmission Live broadcast content: TI FPD-Link III chipset allows video sig...
EEWORLD社区 Automotive Electronics
In Keil, there must be one project file (target) corresponding to one source group, and one source group corresponding to one C file?
In Keil, there must be one project file (target) corresponding to one source group, and one source group corresponding to one C file?...
QWE4562009 Integrated technical exchanges
EEWORLD University ---- Key Isolation Gate Driver Specifications
Key isolated gate driver specifications : https://training.eeworld.com.cn/course/5022...
wanglan123 Analog electronics
PCB Design and Wiring Skills Album
This article collects some good PCB design and wiring tips. The content includes EDA software usage, PCB design rules, precautions, fine cases, component library, etc. [/size] [list] [*][size=4] [/siz...
sigma Electronics Design Contest
[Zero-knowledge esp8266 tutorial] Quick start 30 rc-switch wireless transceiver module usage
This experiment uses the Zero-Knowledge ESP8266 and rc-switch modules.1. Experimental materialsZero-Knowledge ESP8266 development boardR433s transceiver and transmitter modulesSeveral Dupont cables 2....
roc2 stm32/stm8
Shortcut:   A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components

  1. 233-100-H2ZL23-32PC
  2. 109D167X0050K2E3
  3. 2-HCS192-51TG
  4. AIUR-02L-4R7K
  5. 5-1623795-5
  6. SD603C20S15C
  7. UDCA33-L3-AS
  8. 4306K-102-2200DCB
  9. PG4005_B0_10001
  10. RS1GWZ
  11. A3502H-8P-RD
  12. TC212A104K035Y

Popular Articles

  1. Introduction to related terms of partial discharge detector
  2. Intelligent assisted driving and intelligent driving vehicle architecture
  3. LPC2000 series study notes 4--memory mapping control
  4. ViewSonic's curved gaming monitor VX2716-2KC-PRO helps you easily turn on the gaming mode
  5. Tektronix Launches KTE V7.1 Software for S530 Parametric Test System to Accelerate Semiconductor Chip Production
  6. 51 MCU-Data Type Forced Conversion
  7. ATmega168 I/O Memory
  8. The stock price rose by 30.77% after listing, and Xidiwei successfully landed on the Science and Technology Innovation Board
  9. Car2 Cloud drives the future - using data storage to drive automotive industry upgrades and urban development
  10. Selection of internal and external connection methods of ammeter

Technical ResourceMore

  1. linux0.01 keyboard driver source code C language implementation (please give me more advice)
  2. C++ Syntax
  3. UNIARK
  4. BLDC controller program
  5. Realize the lottery double color ball
  6. IE3D electromagnetic simulation software (free of charge)
  7. Design and production of a simple stopwatch based on ATmega16 microcontroller
  8. Digital Image Processing (Fourth Edition)
  9. K-mean pattern recognition analysis uses k-mean as the analysis method
  10. Design of Multi-mode Demodulator Based on FPGA

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号