CDR33BP102BJMMAT datasheet, PDF

CDR33BP102BJMMAT: DescriptionCAPACITOR, CERAMIC, MULTILAYER, 100 V, BP, 0.001 uF, SURFACE MOUNT, 1210, CHIP, HALOGEN FREE; CategoryPassive components capacitor; File Size91KB，11 Pages; ManufacturerVishay; Websitehttp://www.vishay.com; Environmental Compliance

Download Datasheet Parametric View All

CDR33BP102BJMMAT Overview

CAPACITOR, CERAMIC, MULTILAYER, 100 V, BP, 0.001 uF, SURFACE MOUNT, 1210, CHIP, HALOGEN FREE

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Vishay
package instruction	, 1210
Reach Compliance Code	compliant
ECCN code	EAR99
capacitance	0.001 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	1.5 mm
JESD-609 code	e4
length	3.2 mm
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	5%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
Package form	SMT
method of packing	TR, EMBOSSED PLASTIC, 7 INCH
positive tolerance	5%
Rated (DC) voltage (URdc)	100 V
Guideline	MIL-PRF-55681/9
size code	1210
surface mount	YES
Temperature characteristic code	BP
Temperature Coefficient	30ppm/Cel ppm/°C
Terminal surface	Silver/Palladium (Ag/Pd)
Terminal shape	WRAPAROUND
width	2.5 mm

EEWORLD University Hall----Unix Operating System: Unix operating system : https://training.eeworld.com.cn/course/5188I. Main Contents of the Course1. Introduce the characteristics and use of UNIX operating system;2. Master the basic structure and app...; 抛砖引玉 MCU

Let's publish an original hydrology article "L-band small PA": Share a small L- band PA I searched Baidu for information about L -band PA and found everything.First of all, how to define the origin of L bandLet's get into the topic Let's verify it from a theoreti...; btty038 RF/Wirelessly

Adafruit LIS2MDL Triple Axis Magnetometer Manual with Code: ...; littleshrimp MEMS sensors

Recruiting embedded software development engineers: Headhunting Position [Shenzhen] Job Responsibilities: 1. Responsible for the design of UAV flight control embedded system architecture, module function development and verification; 2. Responsible for...; ff318421749 Recruitment

TDC - Time to Digital Converter: When using the delay chain in FPGA to implement tdc, when latching the output data of the delay chain, the input data change near the clock edge violates the setup and hold time of the trigger, causin...; FPGA菜鸡 EE_FPGA Learning Park

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components