EEWORLDEEWORLDEEWORLD

Part Number

Search

K4S64163LH-RN1H0

Description
Synchronous DRAM, 4MX16, 7ns, CMOS, PBGA54, 0.80 MM PITCH, FBGA-54
Categorystorage    storage   
File Size113KB,12 Pages
ManufacturerSAMSUNG
Websitehttp://www.samsung.com/Products/Semiconductor/
Download Datasheet Parametric View All

K4S64163LH-RN1H0 Overview

Synchronous DRAM, 4MX16, 7ns, CMOS, PBGA54, 0.80 MM PITCH, FBGA-54

K4S64163LH-RN1H0 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerSAMSUNG
Parts packaging codeBGA
package instructionVFBGA,
Contacts54
Reach Compliance Codecompliant
ECCN codeEAR99
access modeFOUR BANK PAGE BURST
Maximum access time7 ns
Other featuresAUTO/SELF REFRESH
JESD-30 codeS-PBGA-B54
length8 mm
memory density67108864 bit
Memory IC TypeSYNCHRONOUS DRAM
memory width16
Number of functions1
Number of ports1
Number of terminals54
word count4194304 words
character code4000000
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-25 °C
organize4MX16
Package body materialPLASTIC/EPOXY
encapsulated codeVFBGA
Package shapeSQUARE
Package formGRID ARRAY, VERY THIN PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)240
Certification statusNot Qualified
Maximum seat height1 mm
self refreshYES
Maximum supply voltage (Vsup)2.7 V
Minimum supply voltage (Vsup)2.3 V
Nominal supply voltage (Vsup)2.5 V
surface mountYES
technologyCMOS
Temperature levelOTHER
Terminal formBALL
Terminal pitch0.8 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperature30
width8 mm
K4S64163LH - R(B)E/N/G/C/L/F
1M x 16Bit x 4 Banks Mobile SDRAM in 54FBGA
FEATURES
• 2.5V power supply.
• LVCMOS compatible with multiplexed address.
• Four banks operation.
• MRS cycle with address key programs.
-. CAS latency (1, 2 & 3).
-. Burst length (1, 2, 4, 8 & Full page).
-. Burst type (Sequential & Interleave).
• EMRS cycle with address key programs.
• All inputs are sampled at the positive going edge of the system
clock.
• Burst read single-bit write operation.
• Special Function Support.
-. PASR (Partial Array Self Refresh).
-. Internal TCSR (Temperature Compensated Self Refresh)
• DQM for masking.
• Auto refresh.
64ms refresh period (4K cycle).
Commercial Temperature Operation (-25°C ~ 70°C).
Extended Temperature Operation (-25°C ~ 85°C).
54Balls FBGA with 0.8mm ball pitch
( -RXXX : Leaded, -BXXX : Lead Free).
Mobile-SDRAM
GENERAL DESCRIPTION
The K4S64163LH is 67,108,864 bits synchronous high data
rate Dynamic RAM organized as 4 x 1,048,576 words by 16 bits,
fabricated with SAMSUNG’s high performance CMOS technol-
ogy. Synchronous design allows precise cycle control with the
use of system clock and I/O transactions are possible on every
clock cycle. Range of operating frequencies, programmable
burst lengths and programmable latencies allow the same
device to be useful for a variety of high bandwidth and high per-
formance memory system applications.
ORDERING INFORMATION
Part No.
K4S64163LH-R(B)E/N/G/C/L/F75
K4S64163LH-R(B)E/N/G/C/L/F1H
K4S64163LH-R(B)E/N/G/C/L/F1L
Max Freq.
133MHz(CL=3)
105MHz(CL=2)
105MHz(CL=3)
*1
LVCMOS
54 FBGA
Leaded(Lead Free)
Interface
Package
- R(B)E/N/G : Normal / Low / Low Power, Extended Temperature(-25°C ~ 85°C)
- R(B)C/L/F : Normal / Low / Low Power, Commercial Temperature(-25°C ~ 70°C)
NOTES :
1. In case of 40MHz Frequency, CL1 can be supported.
2. Samsung are not designed or manufactured for use in a device or system that is used under circumstance in which human life is potentially at stake.
Please contact to the memory marketing team in samsung electronics when considering the use of a product contained herein for any specific
purpose, such as medical, aerospace, nuclear, military, vehicular or undersea repeater use.
February 2004
[Project source code] NIOS II custom IP core writing basic framework
This article and design code were written by FPGA enthusiast Xiao Meige. Without the author's permission, this article is only allowed to be copied and reproduced on online forums, and the original au...
小梅哥 Altera SoC
What circuit is generally used to achieve the LED light gradually turning on and off function?
What circuit is usually used to realize the LED light gradually turning on and off? How competitive is this GP9401 solution?...
zjqmyron LED Zone
Sugar Glider Part 7: Software Design of the Exercise Reward System for Sugar Glider Based on RSL10
IntroductionThe previous post introduced the exercise reward system in the sugar glider health monitoring project based on RSL10 . The exercise reward subsystem can mainly realize the communication be...
justd0 onsemi and Avnet IoT Innovation Design Competition
The magical problem encountered by KICAD
I was happy to pull the wires, but Kicad had some strange problems. I need help from the experts. 1. Both pads 1/2 on a socket are vcc, but the wire can only be pulled to 2, but not 1; 11/12 are gnd, ...
shihuntaotie PCB Design
X-NUCLEO-IKS01A3 Official Technical Data
For your convenience, the relevant information of X-NUCLEO-IKS01A3 is listed below.User ManualQuick Start GuideSchematic diagramgetber fileSchematic extracted from pdf...
dcexpert ST Sensors & Low Power Wireless Technology Forum
AT32F425-Evaluation Report-Serial Port and Waveform Display Host Computer Debugging-09
Brief Description This series is based on the evaluation report of the Ateli-AT32F425R8T7-7 development boardToday I want to share with you something good, which is also very practical in work. Let me...
维尔瓦 Domestic Chip Exchange

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号