EEWORLDEEWORLDEEWORLD

Part Number

Search

AT25020N-10SJ-2.7

Description
EEPROM, 256X8, Serial, PDSO8
Categorystorage    storage   
File Size200KB,19 Pages
ManufacturerMicrochip
Websitehttps://www.microchip.com
Environmental Compliance
Download Datasheet Parametric View All

AT25020N-10SJ-2.7 Overview

EEPROM, 256X8, Serial, PDSO8

AT25020N-10SJ-2.7 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerMicrochip
package instruction0.150 INCH, PLASTIC, SOIC-8
Reach Compliance Codecompliant
ECCN codeEAR99
Maximum clock frequency (fCLK)2.1 MHz
Data retention time - minimum100
Durability1000000 Write/Erase Cycles
JESD-30 codeR-PDSO-G8
JESD-609 codee3
length4.9 mm
memory density2048 bit
Memory IC TypeEEPROM
memory width8
Humidity sensitivity level1
Number of functions1
Number of terminals8
word count256 words
character code256
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize256X8
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Encapsulate equivalent codeSOP8,.25
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Parallel/SerialSERIAL
Peak Reflow Temperature (Celsius)260
power supply3/5 V
Certification statusNot Qualified
Maximum seat height1.75 mm
Serial bus typeSPI
Maximum standby current0.000005 A
Maximum slew rate0.006 mA
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)2.7 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceMatte Tin (Sn)
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperature40
width3.9 mm
Maximum write cycle time (tWC)10 ms
write protectHARDWARE/SOFTWARE
Features
Serial Peripheral Interface (SPI) Compatible
Supports SPI Modes 0 (0,0) and 3 (1,1)
Low-voltage and Standard-voltage Operation
– 2.7 (V
CC
= 2.7V to 5.5V)
3.0 MHz Clock Rate (5V)
8-byte Page Mode
Block Write Protection
– Protect 1/4, 1/2, or Entire Array
Write Protect (WP) Pin and Write Disable Instructions for
Both Hardware and Software Data Protection
Self-timed Write Cycle (10 ms max)
High Reliability
– Endurance: One Million Write Cycles
– Data Retention: 100 Years
Automotive Grade, Extended Temperature and Lead-Free Devices Available
8-lead PDIP, 8-lead JEDEC SOIC, 8-lead MAP and 8-lead TAP Packages
SPI Serial
EEPROMs
1K (128 x 8)
2K (256 x 8)
4K (512 x 8)
Description
The AT25010/020/040 provides 1024/2048/4096 bits of serial electrically erasable
programmable read only memory (EEPROM) organized as 128/256/512 words of 8
bits each. The device is optimized for use in many industrial and commercial applica-
tions where low-power and low voltage operation are essential. The AT25010/020/040
is available in space saving 8-lead PDIP, 8-lead JEDEC SOIC, 8-lead MAP and 8-lead
TAP packages.
The AT25010/020/040 is enabled through the Chip Select pin (CS) and accessed via a
3-wire interface consisting of Serial Data Input (SI), Serial Data Output (SO), and
Serial Clock (SCK). All programming cycles are completely self-timed, and no sepa-
rate ERASE cycle is required before WRITE.
BLOCK WRITE protection is enabled by programming the status register with one of
four blocks of write protection. Separate program enable and program disable instruc-
tions are provided for additional data protection. Hardware data protection is provided
via the WP pin to protect against inadvertent write attempts. The HOLD pin may be
used to suspend any serial communication without resetting the serial sequence.
AT25010
AT25020
AT25040
Pin Configurations
Pin Name
CS
SCK
SI
SO
GND
VCC
WP
HOLD
Function
Chip Select
Serial Data Clock
Serial Data Input
Serial Data Output
Ground
Power Supply
Write Protect
Suspends Serial Input
CS
SO
WP
GND
CS
SO
WP
GND
8-lead PDIP
1
2
3
4
8
7
6
5
VCC
HOLD
SCK
SI
8-lead SOIC
1
2
3
4
8
7
6
5
VCC
HOLD
SCK
SI
8-lead MAP/TAP
VCC
HOLD
SCK
SI
8
7
6
5
1
2
3
4
CS
SO
WP
GND
Bottom View
Rev. 0606K–SEEPR–01/03
1
[Xianji HPM6750 Review] Running the Edge AI Framework - TFLM Benchmark
[i=s]This post was last edited by xusiwei1236 on 2022-6-25 23:40[/i]This article will introduce what TFLM is, then introduce the official TFLM benchmark, and how to run the TFLM benchmark on the HPM67...
xusiwei1236 Domestic Chip Exchange
Analysis of capacitor filtering and EMC rectification suggestions
[size=4]1. The filtering effect of capacitors[/size] [align=center][size=4] [/size][/align][size=4]That is, the larger the frequency f, the smaller the impedance Z of the capacitor. [/size] [size=4]Wh...
qwqwqw2088 Analogue and Mixed Signal
Verilog HDL models at different abstraction levels.pdf
Verilog HDL models at different abstraction levels.pdf...
zxopenljx EE_FPGA Learning Park
Asking for advice: How to deal with the bit error rate when using usart to RS485 for Huada chip HC32F460?
The figure shows the signal before the logic analyzer collects the 485 chip. The CS signal does not wrap the entire TX frame. The CS pull-up and pull-down settings are set before and after sending....
fengzc Domestic Chip Exchange
HC05 and HC06 Bluetooth configuration experience
Some experience in Bluetooth configuration, suitable for novices to quickly get started!Summary of Bluetooth configuration experience- Taking HC05 and HC06 as examples - Author: Zhang Xinbin 1. Prepar...
Aguilera RF/Wirelessly
EEWORLD University Hall----ENVI Learning Video (Deng Shubin)
ENVI learning video (Deng Shubin) : https://training.eeworld.com.cn/course/26638ENVI (The Environment for Visualizing Images) is a complete remote sensing image processing platform. The software proce...
木犯001号 Integrated technical exchanges

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号