EEWORLDEEWORLDEEWORLD

Part Number

Search

IDT70V3569S6DR

Description
Dual-Port SRAM, 16KX36, 6ns, CMOS, PQFP208, PLASTIC, QFP-208
Categorystorage    storage   
File Size172KB,17 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric Compare View All

IDT70V3569S6DR Overview

Dual-Port SRAM, 16KX36, 6ns, CMOS, PQFP208, PLASTIC, QFP-208

IDT70V3569S6DR Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerIDT (Integrated Device Technology)
Parts packaging codeQFP
package instructionFQFP, QFP208,1.2SQ,20
Contacts208
Reach Compliance Codenot_compliant
ECCN code3A991.B.2.B
Maximum access time6 ns
Other featuresPIPELINED OUTPUT MODE, SELF TIMED WRITE CYCLE
Maximum clock frequency (fCLK)83 MHz
I/O typeCOMMON
JESD-30 codeS-PQFP-G208
JESD-609 codee0
length28 mm
memory density589824 bit
Memory IC TypeDUAL-PORT SRAM
memory width36
Humidity sensitivity level3
Number of functions1
Number of ports2
Number of terminals208
word count16384 words
character code16000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize16KX36
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeFQFP
Encapsulate equivalent codeQFP208,1.2SQ,20
Package shapeSQUARE
Package formFLATPACK, FINE PITCH
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)225
power supply2.5/3.3,3.3 V
Certification statusNot Qualified
Maximum seat height4.1 mm
Maximum standby current0.015 A
Minimum standby current3.15 V
Maximum slew rate0.31 mA
Maximum supply voltage (Vsup)3.45 V
Minimum supply voltage (Vsup)3.15 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperature20
width28 mm
HIGH-SPEED 3.3V 16K x 36
SYNCHRONOUS PIPELINED
DUAL-PORT STATIC RAM
WITH 3.3V OR 2.5V INTERFACE
Features:
IDT70V3569S
True Dual-Port memory cells which allow simultaneous
access of the same memory location
High-speed clock to data access
– Commercial: 4.2/5/6ns (max.)
– Industrial: 5ns (max)
Pipelined output mode
Counter enable and reset features
Dual chip enables allow for depth expansion without
additional logic
Full synchronous operation on both ports
– 7.5ns cycle time, 133MHz operation (9.6 Gbps bandwidth)
– Fast 4.2ns clock to data out
– 1.8ns setup to clock and 0.7ns hold on all control, data, and
address inputs @ 133MHz
– Data input, address, byte enable and control registers
– Self-timed write allows fast cycle time
Separate byte controls for multiplexed bus and bus
matching compatibility
LVTTL- compatible, single 3.3V (±150mV) power supply for
core
LVTTL- compatible, selectable 3.3V (±150mV)/2.5V (±125mV)
power supply for I/Os and control signals on each port
Industrial temperature range (-40°C to +85°C) is
available for selected speeds
Available in a 208-pin Plastic Quad Flatpack (PQFP),
208-ball fine-pitch Ball Grid Array, and 256-pin Ball
Grid Array
Green parts availble, see ordering instructions
Functional Block Diagram
BE
3L
BE
3R
BE
2L
BE
1L
BE
0L
BE
2R
BE
1R
BE
0R
R/W
L
B
W
0
L
B
W
1
L
B
W
2
L
B B
WW
3 3
L R
BB
WW
2 1
RR
B
W
0
R
R/W
R
CE
0L
CE
1L
CE
0R
CE
1R
OE
L
Dout0-8_L
Dout9-17_L
Dout18-26_L
Dout27-35_L
Dout0-8_R
Dout9-17_R
Dout18-26_R
Dout27-35_R
OE
R
16K x 36
MEMORY
ARRAY
I/O
0L
- I/O
35L
Din_L
Din_R
I/O
0R
- I/O
35R
CLK
L
A
13L
A
0L
CNTRST
L
ADS
L
CNTEN
L
CLK
R
,
Counter/
Address
Reg.
A
13R
ADDR_L
ADDR_R
Counter/
Address
Reg.
A
0R
CNTRST
R
ADS
R
CNTEN
R
4831 tbl 01
OCTOBER 2008
1
©2008 Integrated Device Technology, Inc.
DSC 4831/12

IDT70V3569S6DR Related Products

IDT70V3569S6DR IDT70V3569S4BF8 IDT70V3569S4BF IDT70V3569S4BC8 IDT70V3569S4BFG8 IDT70V3569S6BF8 IDT70V3569S4BFG IDT70V3569S4BC IDT70V3569S6BF IDT70V3569S6BFG
Description Dual-Port SRAM, 16KX36, 6ns, CMOS, PQFP208, PLASTIC, QFP-208 Dual-Port SRAM, 16KX36, 4.2ns, CMOS, PBGA208, FINE PITCH, BGA-208 Dual-Port SRAM, 16KX36, 4.2ns, CMOS, PBGA208, FINE PITCH, BGA-208 Dual-Port SRAM, 16KX36, 4.2ns, CMOS, PBGA256, BGA-256 Dual-Port SRAM, 16KX36, 4.2ns, CMOS, PBGA208, FINE PITCH, BGA-208 Dual-Port SRAM, 16KX36, 6ns, CMOS, PBGA208, FINE PITCH, BGA-208 Dual-Port SRAM, 16KX36, 4.2ns, CMOS, CBGA208, 15 X 15 MM X 1.4 MM, 0.80 MM PITCH, GREEN, FPBGA-208 Dual-Port SRAM, 16KX36, 4.2ns, CMOS, PBGA256, BGA-256 Dual-Port SRAM, 16KX36, 6ns, CMOS, PBGA208, FINE PITCH, BGA-208 Dual-Port SRAM, 16KX36, 6ns, CMOS, CBGA208, 15 X 15 MM X 1.4 MM, 0.80 MM PITCH, GREEN, FPBGA-208
Is it lead-free? Contains lead Contains lead Contains lead Contains lead Lead free Contains lead Lead free Contains lead Contains lead Lead free
Is it Rohs certified? incompatible incompatible incompatible incompatible conform to incompatible conform to incompatible incompatible conform to
Maker IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology)
Parts packaging code QFP BGA BGA BGA BGA BGA BGA BGA BGA BGA
package instruction FQFP, QFP208,1.2SQ,20 TFBGA, BGA208,17X17,32 TFBGA, BGA208,17X17,32 LBGA, BGA256,16X16,40 TFBGA, BGA208,17X17,32 TFBGA, BGA208,17X17,32 LFBGA, BGA208,17X17,32 LBGA, BGA256,16X16,40 TFBGA, BGA208,17X17,32 LFBGA, BGA208,17X17,32
Contacts 208 208 208 256 208 208 208 256 208 208
Reach Compliance Code not_compliant not_compliant not_compliant not_compliant compliant not_compliant compliant not_compliant not_compliant compliant
ECCN code 3A991.B.2.B 3A991.B.2.B 3A991.B.2.B 3A991.B.2.B 3A991.B.2.B 3A991.B.2.B 3A991.B.2.B 3A991.B.2.B 3A991.B.2.B 3A991.B.2.B
Maximum access time 6 ns 4.2 ns 4.2 ns 4.2 ns 4.2 ns 6 ns 4.2 ns 4.2 ns 6 ns 6 ns
Other features PIPELINED OUTPUT MODE, SELF TIMED WRITE CYCLE PIPELINED OUTPUT MODE, SELF TIMED WRITE CYCLE PIPELINED OUTPUT MODE, SELF TIMED WRITE CYCLE PIPELINED OUTPUT MODE, SELF TIMED WRITE CYCLE PIPELINED OUTPUT MODE, SELF TIMED WRITE CYCLE PIPELINED OUTPUT MODE, SELF TIMED WRITE CYCLE PIPELINED OUTPUT MODE, SELF TIMED WRITE CYCLE PIPELINED OUTPUT MODE, SELF TIMED WRITE CYCLE PIPELINED OUTPUT MODE, SELF TIMED WRITE CYCLE PIPELINED OUTPUT MODE, SELF TIMED WRITE CYCLE
Maximum clock frequency (fCLK) 83 MHz 133 MHz 133 MHz 133 MHz 133 MHz 83 MHz 133 MHz 133 MHz 83 MHz 83 MHz
I/O type COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON
JESD-30 code S-PQFP-G208 S-PBGA-B208 S-PBGA-B208 S-PBGA-B256 S-PBGA-B208 S-PBGA-B208 S-CBGA-B208 S-PBGA-B256 S-PBGA-B208 S-CBGA-B208
JESD-609 code e0 e0 e0 e0 e1 e0 e1 e0 e0 e1
length 28 mm 15 mm 15 mm 17 mm 15 mm 15 mm 15 mm 17 mm 15 mm 15 mm
memory density 589824 bit 589824 bit 589824 bit 589824 bit 589824 bit 589824 bit 589824 bit 589824 bit 589824 bit 589824 bit
Memory IC Type DUAL-PORT SRAM DUAL-PORT SRAM DUAL-PORT SRAM DUAL-PORT SRAM DUAL-PORT SRAM DUAL-PORT SRAM DUAL-PORT SRAM DUAL-PORT SRAM DUAL-PORT SRAM DUAL-PORT SRAM
memory width 36 36 36 36 36 36 36 36 36 36
Humidity sensitivity level 3 3 3 3 3 3 3 3 3 3
Number of functions 1 1 1 1 1 1 1 1 1 1
Number of ports 2 2 2 2 2 2 2 2 2 2
Number of terminals 208 208 208 256 208 208 208 256 208 208
word count 16384 words 16384 words 16384 words 16384 words 16384 words 16384 words 16384 words 16384 words 16384 words 16384 words
character code 16000 16000 16000 16000 16000 16000 16000 16000 16000 16000
Operating mode SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS
Maximum operating temperature 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C
organize 16KX36 16KX36 16KX36 16KX36 16KX36 16KX36 16KX36 16KX36 16KX36 16KX36
Output characteristics 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY CERAMIC, METAL-SEALED COFIRED PLASTIC/EPOXY PLASTIC/EPOXY CERAMIC, METAL-SEALED COFIRED
encapsulated code FQFP TFBGA TFBGA LBGA TFBGA TFBGA LFBGA LBGA TFBGA LFBGA
Encapsulate equivalent code QFP208,1.2SQ,20 BGA208,17X17,32 BGA208,17X17,32 BGA256,16X16,40 BGA208,17X17,32 BGA208,17X17,32 BGA208,17X17,32 BGA256,16X16,40 BGA208,17X17,32 BGA208,17X17,32
Package shape SQUARE SQUARE SQUARE SQUARE SQUARE SQUARE SQUARE SQUARE SQUARE SQUARE
Package form FLATPACK, FINE PITCH GRID ARRAY, THIN PROFILE, FINE PITCH GRID ARRAY, THIN PROFILE, FINE PITCH GRID ARRAY, LOW PROFILE GRID ARRAY, THIN PROFILE, FINE PITCH GRID ARRAY, THIN PROFILE, FINE PITCH GRID ARRAY, LOW PROFILE, FINE PITCH GRID ARRAY, LOW PROFILE GRID ARRAY, THIN PROFILE, FINE PITCH GRID ARRAY, LOW PROFILE, FINE PITCH
Parallel/Serial PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL
Peak Reflow Temperature (Celsius) 225 225 225 225 260 225 260 225 225 260
power supply 2.5/3.3,3.3 V 2.5/3.3,3.3 V 2.5/3.3,3.3 V 2.5/3.3,3.3 V 2.5/3.3,3.3 V 2.5/3.3,3.3 V 2.5/3.3,3.3 V 2.5/3.3,3.3 V 2.5/3.3,3.3 V 2.5/3.3,3.3 V
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 4.1 mm 1.2 mm 1.2 mm 1.5 mm 1.2 mm 1.2 mm 1.7 mm 1.5 mm 1.2 mm 1.7 mm
Maximum standby current 0.015 A 0.015 A 0.015 A 0.015 A 0.015 A 0.015 A 0.015 A 0.015 A 0.015 A 0.015 A
Minimum standby current 3.15 V 3.15 V 3.15 V 3.15 V 3.15 V 3.15 V 3.15 V 3.15 V 3.15 V 3.15 V
Maximum slew rate 0.31 mA 0.46 mA 0.46 mA 0.46 mA 0.46 mA 0.31 mA 0.46 mA 0.46 mA 0.31 mA 0.31 mA
Maximum supply voltage (Vsup) 3.45 V 3.45 V 3.45 V 3.45 V 3.45 V 3.45 V 3.45 V 3.45 V 3.45 V 3.45 V
Minimum supply voltage (Vsup) 3.15 V 3.15 V 3.15 V 3.15 V 3.15 V 3.15 V 3.15 V 3.15 V 3.15 V 3.15 V
Nominal supply voltage (Vsup) 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
surface mount YES YES YES YES YES YES YES YES YES YES
technology CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS
Temperature level COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn63Pb37) Tin/Lead (Sn63Pb37) Tin/Lead (Sn63Pb37) Tin/Silver/Copper (Sn/Ag/Cu) Tin/Lead (Sn63Pb37) Tin/Silver/Copper (Sn/Ag/Cu) Tin/Lead (Sn63Pb37) Tin/Lead (Sn63Pb37) Tin/Silver/Copper (Sn/Ag/Cu)
Terminal form GULL WING BALL BALL BALL BALL BALL BALL BALL BALL BALL
Terminal pitch 0.5 mm 0.8 mm 0.8 mm 1 mm 0.8 mm 0.8 mm 0.8 mm 1 mm 0.8 mm 0.8 mm
Terminal location QUAD BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM
Maximum time at peak reflow temperature 20 20 20 20 30 20 30 20 20 30
width 28 mm 15 mm 15 mm 17 mm 15 mm 15 mm 15 mm 17 mm 15 mm 15 mm
Base Number Matches - 1 1 1 1 1 1 - - -

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号