pdf

Design of Multi-core SoC Prototype Chip Based on AMBA Bus

  • 2021-01-25
  • 213.88KB
  • Points it Requires : 2

Integrating multiple processors on a single chip to improve the overall performance of SoC has become a trend in the design of next-generation integrated circuits. How to improve the scalability of multi-processors has become the key to the design of multi-processor system chips. Based on the AMBA bus, this paper studies the design of scalable prototype chips for multi-core SoC prototype chips. The above platform is designed at the RTL level, and the prototype is verified using FPGA. The pipeline matrix multiplication is taken as an example to study the change of its speedup ratio under different workloads. The experimental results show that in the case of six processors, the speedup ratio is only 4.10 when the number of loops is 6; as the number of loops increases, the speedup ratio can reach 5.48

unfold

You Might Like

Uploader
sigma
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×