K7D163674B-HC30 datasheet, PDF

Datasheet> All Categories > K7D163674B-HC30

Preview

K7D163674B-HC30: Description512Kx36 & 1Mx18 SRAM; File Size454KB，17 Pages; ManufacturerSAMSUNG; Websitehttp://www.samsung.com/Products/Semiconductor/

Download Datasheet Compare View All

K7D163674B-HC30 Overview

512Kx36 & 1Mx18 SRAM

Preview

Download Datasheet

View All

K7D163674B

K7D161874B

Document Title

16M DDR SYNCHRONOUS SRAM

512Kx36 & 1Mx18 SRAM

Revision History

Rev No.

Rev. 0.0

Rev. 0.1

History

Initial document.

Change JTAG DC OPERATING CONDITONS/AC TEST CONDITIONS

-to support 1.8~2.5V V

, change some items.

Change DC CHARACTERISTICS (Stop Clock Standby Current)

-I

SB1

: 100 -> 150

Change JTAG Instruction Cording

- For Reserved

Change DC CHARACTERISTICS (Increase Operating Current)

- x36 : add 40mA, x18 : add 60mA

Add DC CHARACTERISTICS

- V

IN-CLK,

DIF-CLK,

CM-CLK

Add AC INPUT CHARACTERISTICS

Add INPUT DEFINITION

Draft Data

Oct. 2003

Nov. 2003

Remark

Advance

Preliminary

Rev. 0.2

Feb. 2004

Preliminary

Rev. 0.3

Feb. 2004

Preliminary

Rev. 1.0

Mar. 2004

Final

Rev. 1.1

Jan. 2004

Final

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the

right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters

of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or cortact Headquarters.

-1-

Rev 1.1

Jan. 2005

K7D163674B

K7D161874B

Read Operation(Single and Double)

512Kx36 & 1Mx18 SRAM

During SDR read operations, addresses and controls are registered at the first rising edge of K clock and then the internal array is

read between first and second rising edges of K clock. Data outputs are updated from output registers off the second rising edge of

K clock. During DDR read operations, addresses and controls are registered at the first rising edge of K clock, and then the internal

array is read twice between first and second rising edges of K clock. Data outputs are updated from output registers sequentially by

burst order off the second rising and falling edge of K clock.

Interleave and linear burst operation is controlled by LBO pin and the burst count is controllable with the maximum burst length of 4.

To avoid data contention,at least one NOP operations are required between the last read and the first write operation.

Write Operation(Late Write)

During SDR write operations, addresses and controls are registered at the first rising edge of K clock and data inputs are registered

at the following rising edge of K clock. During DDR write operations, addresses and controls are registered at the first rising edge of

K clock and data inputs are registered twice at the following rising and falling edge of K clock. Write addresses and data inputs are

stored in the data in registers until the next write operation, and only at the next write opeation are data inputs fully written into SRAM

array.

Echo clock operation

Free running type of Echo clocks are generated from K clock regardless of read, write and NOP operations. They will stop operation

only when K clock is in the stop mode.

Echo clocks are designed to represent data output access time and this allows the echo clocks to be used as reference to capture

data outputs outputs.

Bypass Read Operation

Bypass read operation occurs when the last write operation is followed by a read operation where write and read addresses are

identical. For this case, data outputs are from the data in registers instead of SRAM array.

Programmable Impedance Output Driver

The data output and echo clock driver impedance are adjusted by an external resistor, RQ, connected between ZQ pin and V

, and

are equal to RQ/5. For example, 250Ω resistor will give an output impedance of 50Ω. Output driver impedance tolerance is 15% by

test(10% by design) and is periodically readjusted to reflect the changes in supply voltage and temperature. Impedance updates

occur early in cycles that do not activate the outputs, such as deselect cycles. They may also occur in cycles initiated with G high. In

all cases impedance updates are transparent to the user and do not produce access time "push-outs" or other anomalous behavior

in the SRAM. Impedance updates occur no more often than every 32 clock cycles. Clock cycles are counted whether the SRAM is

selected or not and proceed regardless of the type of cycle being executed. Therefore, the user can be assured that after 33 contin-

uous read cycles have occurred, an impedance update will occur the next time G are high at a rising edge of the K clock. There are

no power up requirements for the SRAM. However, to guarantee optimum output driver impedance after power up, the SRAM needs

1024 non-read cycles.

Power-Up/Power-Down Supply Voltage Sequencing

The following power-up supply voltage application is recommended: V

, V

DDQ

, V

REF

, then V

. V

and V

DDQ

can be applied

simultaneously, as long as V

DDQ

does not exceed V

by more than 0.5V during power-up. The following power-down supply voltage

removal sequence is recommended: V

, V

REF

, V

DDQ

, V

. V

and V

DDQ

can be removed simultaneously, as long as V

DDQ

does not exceed V

by more than 0.5V during power-down.

-5-

Rev 1.1

Jan. 2005

K7D163674B-HC30 Related Products

	K7D163674B-HC30	K7D163674B-HC33	K7D161874B	K7D161874B-HC37	K7D161874B-HC30	K7D163674B-HC27	K7D161874B-HC27	K7D163674B	K7D163674B-HC37	K7D161874B-HC33
Description	512Kx36 & 1Mx18 SRAM	512Kx36 & 1Mx18 SRAM	512Kx36 & 1Mx18 SRAM	512Kx36 & 1Mx18 SRAM	512Kx36 & 1Mx18 SRAM	512Kx36 & 1Mx18 SRAM	512Kx36 & 1Mx18 SRAM	512Kx36 & 1Mx18 SRAM	512Kx36 & 1Mx18 SRAM	512Kx36 & 1Mx18 SRAM

Recommended Resources

Noise box circuit 2

Filament alarm circuit diagram

NB7232 stepless touch dimming circuit diagram

Meiyi brand automatic monitoring range hood circuit diagram

AD586 superposition circuit diagram

Using LED as fuse indicator circuit

The TMS320F28377S LaunchPad development kit uses CCS8 to program and control LED lights. Why do problems always occur when compiling?: Compilation failure source/subdir_rules.mk:9: recipe for target 'source/F2837xS_GlobalVariableDefs.obj' failed...; gutu Microcontroller MCU

Pay attention to these MSP430G2553 serial communication issues: I directly recorded every bit of code I learned from this code: TI official routine: PC sends characters to the microcontroller, and then the microcontroller sends it back to the PC. It is such a simp...; Aguilera Microcontroller MCU

Advantages of Embedded Linux: In fact, there are many advantages to learning Linux . The Linux kernel can be said to be the epitome of the entire open source software community. In the past few decades, a large number of world-cla...; XYD漫漫 Linux and Android

Problems with STM32CubeMX generating serial port 1 interrupt initialization code: I used STM32CubeMX to generate the serial port 1 interrupt initialization code for STM32L151C8T6. An exclamation mark appears on serial port 1 Could you please tell me where the problem is and how to ...; chenbingjy stm32/stm8

What is unity gain frequency?: Can anyone tell me what the unity gain frequency is and how it is calculated? (Red line in the picture below)...; sunboy25 Analog electronics

TI 2803x DSP chip LIN communication baud rate adaptation: Set the ADAPT bit in the SCIGCR1 register to 1 to enable the baud rate adaptation function. During the frame header reception, the slave node can measure the baud rate using the synchronization field....; 灞波儿奔 Microcontroller MCU

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components