K7D163674B datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > K7D163674B

Preview

K7D163674B: Description512Kx36 & 1Mx18 SRAM; File Size454KB，17 Pages; ManufacturerSAMSUNG; Websitehttp://www.samsung.com/Products/Semiconductor/

Download Datasheet Compare View All

K7D163674B Overview

512Kx36 & 1Mx18 SRAM

Preview

Download Datasheet

View All

K7D163674B

K7D161874B

Document Title

16M DDR SYNCHRONOUS SRAM

512Kx36 & 1Mx18 SRAM

Revision History

Rev No.

Rev. 0.0

Rev. 0.1

History

Initial document.

Change JTAG DC OPERATING CONDITONS/AC TEST CONDITIONS

-to support 1.8~2.5V V

, change some items.

Change DC CHARACTERISTICS (Stop Clock Standby Current)

-I

SB1

: 100 -> 150

Change JTAG Instruction Cording

- For Reserved

Change DC CHARACTERISTICS (Increase Operating Current)

- x36 : add 40mA, x18 : add 60mA

Add DC CHARACTERISTICS

- V

IN-CLK,

DIF-CLK,

CM-CLK

Add AC INPUT CHARACTERISTICS

Add INPUT DEFINITION

Draft Data

Oct. 2003

Nov. 2003

Remark

Advance

Preliminary

Rev. 0.2

Feb. 2004

Preliminary

Rev. 0.3

Feb. 2004

Preliminary

Rev. 1.0

Mar. 2004

Final

Rev. 1.1

Jan. 2004

Final

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the

right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters

of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or cortact Headquarters.

-1-

Rev 1.1

Jan. 2005

K7D163674B

K7D161874B

Read Operation(Single and Double)

512Kx36 & 1Mx18 SRAM

During SDR read operations, addresses and controls are registered at the first rising edge of K clock and then the internal array is

read between first and second rising edges of K clock. Data outputs are updated from output registers off the second rising edge of

K clock. During DDR read operations, addresses and controls are registered at the first rising edge of K clock, and then the internal

array is read twice between first and second rising edges of K clock. Data outputs are updated from output registers sequentially by

burst order off the second rising and falling edge of K clock.

Interleave and linear burst operation is controlled by LBO pin and the burst count is controllable with the maximum burst length of 4.

To avoid data contention,at least one NOP operations are required between the last read and the first write operation.

Write Operation(Late Write)

During SDR write operations, addresses and controls are registered at the first rising edge of K clock and data inputs are registered

at the following rising edge of K clock. During DDR write operations, addresses and controls are registered at the first rising edge of

K clock and data inputs are registered twice at the following rising and falling edge of K clock. Write addresses and data inputs are

stored in the data in registers until the next write operation, and only at the next write opeation are data inputs fully written into SRAM

array.

Echo clock operation

Free running type of Echo clocks are generated from K clock regardless of read, write and NOP operations. They will stop operation

only when K clock is in the stop mode.

Echo clocks are designed to represent data output access time and this allows the echo clocks to be used as reference to capture

data outputs outputs.

Bypass Read Operation

Bypass read operation occurs when the last write operation is followed by a read operation where write and read addresses are

identical. For this case, data outputs are from the data in registers instead of SRAM array.

Programmable Impedance Output Driver

The data output and echo clock driver impedance are adjusted by an external resistor, RQ, connected between ZQ pin and V

, and

are equal to RQ/5. For example, 250Ω resistor will give an output impedance of 50Ω. Output driver impedance tolerance is 15% by

test(10% by design) and is periodically readjusted to reflect the changes in supply voltage and temperature. Impedance updates

occur early in cycles that do not activate the outputs, such as deselect cycles. They may also occur in cycles initiated with G high. In

all cases impedance updates are transparent to the user and do not produce access time "push-outs" or other anomalous behavior

in the SRAM. Impedance updates occur no more often than every 32 clock cycles. Clock cycles are counted whether the SRAM is

selected or not and proceed regardless of the type of cycle being executed. Therefore, the user can be assured that after 33 contin-

uous read cycles have occurred, an impedance update will occur the next time G are high at a rising edge of the K clock. There are

no power up requirements for the SRAM. However, to guarantee optimum output driver impedance after power up, the SRAM needs

1024 non-read cycles.

Power-Up/Power-Down Supply Voltage Sequencing

The following power-up supply voltage application is recommended: V

, V

DDQ

, V

REF

, then V

. V

and V

DDQ

can be applied

simultaneously, as long as V

DDQ

does not exceed V

by more than 0.5V during power-up. The following power-down supply voltage

removal sequence is recommended: V

, V

REF

, V

DDQ

, V

. V

and V

DDQ

can be removed simultaneously, as long as V

DDQ

does not exceed V

by more than 0.5V during power-down.

-5-

Rev 1.1

Jan. 2005

K7D163674B Related Products

	K7D163674B	K7D163674B-HC33	K7D161874B	K7D161874B-HC37	K7D161874B-HC30	K7D163674B-HC27	K7D161874B-HC27	K7D163674B-HC37	K7D161874B-HC33	K7D163674B-HC30
Description	512Kx36 & 1Mx18 SRAM	512Kx36 & 1Mx18 SRAM	512Kx36 & 1Mx18 SRAM	512Kx36 & 1Mx18 SRAM	512Kx36 & 1Mx18 SRAM	512Kx36 & 1Mx18 SRAM	512Kx36 & 1Mx18 SRAM	512Kx36 & 1Mx18 SRAM	512Kx36 & 1Mx18 SRAM	512Kx36 & 1Mx18 SRAM

Recommended Resources

Flowing water lantern circuit

Relay power saving circuit 6a

DC motor reversible speed regulation circuit that changes excitation direction

SI9114 forms DC-DC typical application circuit diagram

Projection lamp voltage regulator circuit

Two-speed motor 2Y wiring method

The CC2541 is connected to the Bluetooth module, but the Bluetooth module cannot receive the data it sends.: I use CC2541 to communicate with Bluetooth module DS-BT19-S Bluetooth module. Now it is connected, but the CC2541 sends data and the Bluetooth module cannot receive it. Use the mobile phone LIGHTBLUE ...; chenbingjy Wireless Connectivity

Set the maximum FM bandwidth to 4GHZ: [i=s]This post was last edited by Not Just a Passerby on 2022-1-12 16:55[/i]How to set the maximum FM bandwidth 4GHZ in the CFG configuration file in TI millimeter wave radar...; 不只是过客 TI Technology Forum

【NXP Rapid IoT Review】+ Unboxing Review: [i=s]This post was last edited by decade_0809 on 2019-1-2 22:49[/i] [b][color=#5e7384]After receiving the development board, I unpacked it and found that it only came with a data cable, a development ...; decade_0809 RF/Wirelessly

Research and exploration of unmanned vehicle terminal control: Unmanned driving systems have been widely used in rail transit construction in many cities around the world. Copenhagen, Singapore, Nuremberg and other cities have already put them into operation. In ...; Jacktang Wireless Connectivity

[Data Sharing] From 0-1, follow me to get started with the "RT-Thread_Nano 3.0.3 kernel": [color=#008000][backcolor=transparent][font=Tahoma,]The contract is supreme. RT-Thread Nano, this minimalist monster, becomes very powerful when used with the NB tool MDK. Basically, you can complete ...; Fillmore Embedded System

micrpython: Are there any experts who use micrpython? Can you tell me about this board?...; 波比 MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components