SSB6CM100303 datasheet, PDF - EEWORLD Datasheet

SSB6CM100303: Description20A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK; CategoryThe connector terminals; File Size113KB，2 Pages; ManufacturerTE Connectivity; Websitehttp://www.te.com

Download Datasheet Parametric View All

SSB6CM100303 Overview

20A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK

Parameter Name	Attribute value
Maker	TE Connectivity
Reach Compliance Code	unknown
ECCN code	EAR99
Other features	94V-2, POLYPROPYLENE
Fastening method	SCREW
Manufacturer's serial number	SSB6
Installation type	BOARD
Number of layers	1
Rows	1
Number of channels	10
Rated current	20 A
Rated voltage	300 V
safety certificate	UL; CSA
Terminal and terminal strip types	BARRIER STRIP TERMINAL BLOCK
Wire gauge	12 AWG

Development of FPGA Industry: I have been paying attention to FPGA technology recently. In the past, it was mainly 8-bit/32-bit MCU applications and ARM. I don’t know much about FPGA application technology and the market. Those wh...; Fred_1977 Talking

International semiconductor industry veteran joins Wolfson as Vice President of Global Sales: International semiconductor industry veteran joins Wolfson as Vice President of Global Sales2006-06-28 　Wolfson Microelectronics Limited ("Wolfson" or "the Company"), a leading supplier of mixed-signa...; fighting Analog electronics

Designing efficient, powerful, and fast electric vehicle charging stations: As the number of electric vehicles (EVs) increases, there is a growing need worldwide to create more energy-efficient charging infrastructure systems that can charge vehicles faster than ever before. ...; alan000345 TI Technology Forum

FPGA Books: Are there any good books you can recommend for learning FPGA?...; Fred_1977 FPGA/CPLD

[RISC-V MCU CH32V103 Review] - 1: From PDF to Studio: [i=s]This post was last edited by MianQi on 2021-1-22 11:57[/i]Qinheng's materials are well done, with clear titles and clear boundaries. Opening a copy of the CH32V103 Data Sheet, the line spacing an...; MianQi Domestic Chip Exchange

Allwinner chip Tina Linux modify UART pins, UART port (1): #### Scenario 1: Also using UART0, need to change from PF2, PF4 to PE2, PE4 1. Modify `sys_config.fex` (serial port of BOOT0 and Uboot) The path of `sys_config.fex` is `uart_debug_port` in `device/con...; aleksib Domestic Chip Exchange

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components